

FireLink

82C861 PCI-to-USB Bridge

Data Book

Revision: 1.0 912-3000-049 May 27, 1998

Copyright

Copyright © 1997, OPTi Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of OPTi Inc., 888 Tasman Drive, Milpitas, CA 95035.

Disclaimer

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

Trademarks

OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property of their respective holders.

OPTi Inc.

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 WWW: http://www.opti.com/

Table of Contents

1.0	Features						
2.0	Ove	Overview1					
	2.1	Replacing CMD® USB0670/3 with OPTi's 82C861 FireLink					
	2.2	Management Features	2				
		2.2.1	Enabling CLKRUN#	3			
		2.2.2	Putting FireLink into Suspend State	3			
3.0	Sig	nal Def	initions	4			
	3.1	Termir	ology/Nomenclature Conventions	4			
	3.2	Signal Descriptions					
		3.2.1	Clock and Reset Interface Signals	7			
		3.2.2	PCI Bus Interface Signals	7			
		3.2.3	USB Interface Signals	9			
		3.2.4	Legacy and Interrupt Interface Signals	10			
		3.2.5	USB Power and Misc. Signals	10			
		3.2.6	Power and Ground Pins	11			
		3.2.7	Firelink 82C861 Strapping Options	11			
4.0	Fun	ctional	Description	. 12			
	4.1	Univer	sal Serial Bus (USB)	12			
		4.1.1	PCI Controller	13			
		4.1.2	Host Controller	14			
			4.1.2.1 Legacy Support	16			
5.0	Reg	jister D	escriptions	. 17			
	5.1	1 PCICFG Register Space17					
	5.2	Host C	ontroller Register Space	21			



Table of Contents (cont.)

		5.2.1	Legacy Support Registers	31
6.0	Elec	ctrical l	Ratings	33
	6.1	Absolu	ute Maximum Ratings	
	6.2	DC Ch	paracteristics: VCC = 3.3V or 5.0V ±5%, TA = 0°C to +70°C	33
	6.3	AC Ch	aracteristics (Preliminary)	34
		6.3.1	PCI Bus AC Timings	
		6.3.2	USB AC Timings: Full Speed Source	35
		6.3.3	USB AC Timings: Low Speed Source	
7.0	Mec	hanica	al Package Outlines	
8.0	NAN	ND Tree	e Test Mode	40



List of Figures

Figure 2-1	FireLink Block Diagram	1
Figure 3-1	LQFP Pin Diagram (Note)	5
Figure 4-1	USB Functional Block Diagram	
Figure 6-1	Setup Timing Waveform	
Figure 6-2	Hold Timing Waveform	
Figure 6-3	Output Delay Timing Waveform	
Figure 6-4	Differential Data Jitter	
Figure 6-5	Differential to EOP Transition Skew and EOP Width	
Figure 6-6	Receiver Jitter Tolerance	
Figure 7-1	100-Pin Low-Profile Quad Flat Pack (LQFP)	
Figure 7-2	100-Pin Quad Flat Pack (QFP)	



List of Figures (cont.)



List of Tables

Table 2-1	Strapping Option Differences	2
Table 3-1	Signal Definitions Legend	4
Table 3-2	Numerical Pin Cross-Reference List	6
Table 4-1	PCI Controller Register Map	
Table 4-2	Host Controller Register Map	14
Table 4-3	Legacy Support Register Map	
Table 4-4	Emulated Registers and Side Effects	
Table 5-1	PCICFG 00h-FFh	
Table 5-2	MEMOFST 00h-5Ch	
Table 5-3	MEMOFST 100h-1Fh (Legacy Support Registers)	



List of Tables (cont.)





FireLink PCI-to-USB Bus Bridge

1.0 Features

- Fully compatible with USB OHCI specification
- Controls two USB ports
- USB 1.1 compliant
- Pin compatibility with the CMD[®] USB0670/3 PCI-USB Controller
- Implements CLKRUN# pin to support low power portable applications
- Supports OPTi IRQ Driveback Cycle to improve pin utilization and increase interrupt selection flexibility
- Core operates at 5.0V or 3.3V and is controlled by strap or register
- Two package types available:
 - 100-pin LQFP (Low-profile Quad Flat Pack)
 - 100-pin QFP (Quad Flat Pack)
- Low cost solution: enabling factor in USB market
- Multiple operating system support
- Windows 95 OSR2 with USB supplement

- Windows 98
- Windows NT 5.0
- Windows CE

2.0 Overview

This document describes OPTi's FireLink (82C861) PCI-to-USB Bus Bridge for Silicon Revision 1.0. It details:

- How FireLink can be used as a direct replacement for the CMD[®] USB0670.
- Power Management
- Signal Definitions
- Strap Selectable Options
- Register Descriptions

Figure 2-1 shows a block diagram of FireLink.

Figure 2-1 FireLink Block Diagram



2.1 Replacing CMD® USB0670/3 with OPTi's 82C861 FireLink

FireLink (82C861) is a direct, pin-compatible upgrade for the CMD[®] USB0670/3 USB Controller. Like the CMD[®] part, FireLink implements two independent USB ports. FireLink additionally offers the following features:

- CLKRUN# pin, which allows the host chipset to keep the part in a very low power state most of the time. Start-up latency from this state is negligible.
- Supports both 5V and 3.3V operation from the same core. The operational voltage is selected by a strap option and can be overridden by register.

Pinouts for OPTi's 82C861 are congruent to CMD[®]'s USB0670/3. However, care must be taken to make sure that both the polarity is set correctly for all the signals and that the strapping options for the 82C861 are set correctly when replacing the USB0670/3.

Pin #	CMD [®] 0670/3	OPTi Firelink	Comment
10	PWRFLT1	PWRFLT1	OPTi: Active High or Low (strap) CMD [®] : Active Low
23	PWRFLT2	PWRFLT2	OPTi: Active High or Low (strap) CMD [®] : Active Low
25	TESTO	TESTO	Strap Option: CMD [®] : Low=Operational OPTi: Low=5.0V Operation High=3.3V Operation When operating at 3.3V, requires pull-up.

Table 2-1 Strapping Option Differences

Operating Voltage

OPTi's FireLink can replace either the 5V or the 3.3V CMD part. Selecting the operating voltage can be done in two ways: by strapping the TEST0 pin or by writing to the PCI configuration register, PCICFG 52h[5].

Strapping TEST0 low causes FireLink to operate at 5V while strapping it high causes FireLink to operate at 3.3V.

Writing to the PCI configuration register overrides inputs to the TEST0 pin. Set PCICFG 52h[5] = 1 to operate FireLink at 5V. Set PCICFG 52h[5] = 0 to operate FireLink at 3.3V.

Over-current detection

PWRFLT1 and PWRFLT2 each detects over-current faults on its respective USB port. In the OPTi Firelink, the active polarity on PWRFLT1 and PWRFLT2 are strapable. For active high, strap the pins low and for active low, strap the pins high. On the CMD part, the over-current detectors are active low. If FireLink replaces a CMD part, an external pull-up may be required to strap the FireLink to the correct polarity.

2.2 Power Management Features

FireLink revision 1.0 implements new power management features which can reduce the overall power consumed in mobile USB applications. Several key features include the following:

- PCI clock can be stopped using CLKRUN# control
- 48MHz USB clock can be stopped when FireLink is put into suspend
- USB I/O cells can be turned off while in suspend
- The ability to wake the system up from a USB resume event by using CLKRUN#

2.2.1 Enabling CLKRUN#

To enable FireLink to use CLKRUN# in a PCI system, the following PCI configuration registers need to be initialized to the fol-



lowing:

- PCICFG 50h[2] = 1 (enable CLKRUN# on host interface)
- PCICFG 50h[4] = 1 (enable power saving CLKRUN# mode)

2.2.2 Putting FireLink into Suspend State

Before a host system goes into a suspend state, the operating system should put the OHCI USB controller into USB suspend mode by writing to OHCI register MEMOFST 04h[7:6] = 11. After FireLink is put into suspend in this manner, additional steps can be taken to further reduce power consumption. One of these options is to stop the USB clock. If this route is taken, the USB clock must be stopped and started in a glitch free manner. Even though the USB clock is stopped, the system can be woken up by using CLKRUN# if it is enabled, which will be asserted on a USB wake up event (resume signaling, connect, disconnect). The USB I/O cells can also be disabled to reduce power by setting the PCI configuration register to the following value:

- PCICFG 50h[1:0] = 11

The I/O cells should be disabled by the BIOS before going into suspend, and re-enabled by the BIOS before giving control back to the operating system.





3.0 Signal Definitions

3.1 Terminology/Nomenclature Conventions

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms "assertion" and "negation" are used extensively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term "assert", or "assertion" indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term "negate", or "negation" indicates that a signal is inactive.

The tables in this section use several common abbreviations. Table 3-1 lists the mnemonics and their meanings. Note that TTL/CMOS/Schmitt-trigger levels pertain to inputs only. Outputs are driven at CMOS levels.

Signal Definitions Legend
Description
Analog-level compatible
CMOS-level compatible
Decoder
External
Ground
Input
Internal
Input/Output
Multiplexer
No Internal Connection
Output
Open drain
Power
Pull-down resistor
Pull-up resistor
Schmitt-trigger
Sustain Tristate
TTL-level compatible



Figure 3-1 LQFP Pin Diagram (Note)



Key:

FireLink is a pin-compatible replacement for the CMD USB device, even though some of FireLink's pins are called out as NIC (No Internal Connection).

Pin 46 (CLKRUN#) can be a connected to VCC if FireLink is used in a CMD-based system.

Note: Figure 3-1 shows a pin diagram of the 82C861 packaged in an LQFP (Low-profile Quad Flat Pack, square). The device is also available in a QFP (Quad Flat Pack, rectangular). The pin assignment remains the same.

Refer to Section 6.0, "Mechanical Package Outlines" for details regarding packaging.



Pin No.	Signal Name	Power Plane
1	A20_out	
2	AD2	
3	AD1	
4	AD0	
5	GND	VCC
6	USBCLK	100
7	VCC	
8	NIC	
9	PWRON1	
10	PWRFLT1	
11	PWRGD1	
12	VCC3	
13	VD1+	VCC3
14	VD1-	
15	GND	
16	GND	VCC
17	VCC3	
18	VD2+	VCC3
19	VD2–	
20	GND	
21	TEST0	
22	PWRGD2	
23	PWRFLT2	VCC
24	PWRON2	
25	TEST1	
26	VCC_ISA	
27	IRQ1	VCC_ISA
28	IRQ12	
29	SMI#	
30	INTA#	
31	RESET#	
32	PCICLK	
33	GND	
34	VCC	VCC
35	GNT#	
36	REQ#	
37	AD31	
38	AD30	
39	AD29	
40	GND	

Table 3-2	Numerical Pin	Cross-Reference List

Г

Pin No. Signal Name		Power Plane
41	VCC	
42	AD28	
43	AD27	
44	AD26	
45	AD25	
46	CLKRUN#	
47	GND	
48	AD24	
49	C/BE3#	
50	IDSEL	
51	AD23	
52	AD22	
53	A20_in	
54	GND	
55	AD21	
56	AD20	
57	AD19	
58	AD18	VCC
59	GND	
60	VCC	
61	AD17	
62	AD16	
63	C/BE2#	
64	FRAME#	
65	VCC	
66	GND	
67	IRDY#	
68	TRDY#	
69	DEVSEL#	
70	STOP#	
71	PERR#	
72	GND	
73	IRQ12_in	
74	NIC	
75	SERR#	
76	PAR	
77	C/BE1#	
78	AD15	
79	AD14	
80	GND	

Pin No.	Signal Name	Power Plane
81	VCC	
82	AD13	
83	AD12	
84	AD11	
85	GND	
86	AD10	
87	AD9	
88	AD8	
89	C/BE0#	VCC
90	GND	
91	NIC	
92	VCC	
93	AD7	
94	AD6	
95	AD5	
96	GND	
97	IRQ1_in	
98	VCC	
99	AD4	
100	AD3	



3.2 Signal Descriptions

3.2.1 Clock and Reset Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
PCICLK	32	I	PCI Clock: This input provides timing for all cycles on the host PCI bus; normally 33MHz. All other PCI signals are sampled on the rising edge of PCLK (timing parameters refer to this edge).
USBCLK	6	I	USB Clock: This input provides timing for USB data signals; normally 48MHz
RESET#	31	0	Reset: If RESET# is asserted for a minimum of 1µs, it causes the 82C861 to enter its default state (all registers are set to their default values).
			AD[31:0], C/BE[3:0]#, and PAR are always driven low by the 82C861 synchro- nously from the leading edge of RESET# and are always tristated from the trailing edge of RESET#.
			FRAME#, IRDY#, TRDY#, STOP#, and DEVSEL# are tristated from the leading edge of RESET# and remain so until driven as either a master or slave by the 82C861.
			RESET# may be asynchronous to PCLK when asserted or negated, however, negation must occur with a clean, bounce-free edge.

3.2.2 PCI Bus Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description
AD[31:0]	37:39, 42:45, 48, 51, 52, 55:58, 61, 62, 78, 79, 82:84, 86:88, 93:95,	I/O	Address and Data Lines 31 through 0: This bus carries the address and/or data during a PCI bus cycle. A PCI bus cycle has two phases - an address phase which is followed by one or more data phases. During the initial clock of the bus cycle, the AD bus contains a 32-bit physical byte address. AD[7:0] is the least significant byte (LSB) and AD[31:24] is the most significant byte (MBS). After the first clock of the cycle, the AD bus contains data. When the 82C861 is the target, AD[31:0] are inputs during the address phase. For the data phase(s) that follow, the 82C861 may supply data on AD[31:0] in the case of a read or accept data in the case of a write.
	99, 100, 2:4		address phase, and drives write or accepts read data on AD[31:2] during the data phase. As a master, the 82C861 always drives AD[1:0] low.
C/BE[3:0]#	49, 63, 77, 89	I/O	Bus Command and Byte Enables 3 through 0: These signals provide the command type information during the address phase and carry the byte enable information during the data phase. C/BE0# corresponds to byte 0, C/BE1# to byte 1, C/BE2# to byte 2, and C/BE3# to byte 3.
			If the 82C861 is the initiator of a PCI bus cycle, it drives C/BE[3:0]#. When it is the target, it samples C/BE[3:0]#.
PAR	76	0	"Even" Parity: The 82C861 calculates PAR for both the address and data phases of PCI cycles. PAR is valid one PCI clock after the associated address or data phase, but may or may not be valid for subsequent clocks. It is calculated based on 36 bits - AD[31:0] plus C/BE[3:0]#. "Even" parity means that the sum of the 36 bit values plus PAR is always an even number, even if one or more bits of C/BE[3:0]# indicate invalid data.



Signal Name	Pin No.	Pin Type	Signal Description	
FRAME#	64	I/O (s/t/s)	Cycle Frame: This signal is driven by the current PCI bus master to indicate the beginning and duration of an access. The master asserts FRAME# at the beginning of a bus cycle, sustains the assertion during data transfers, and then negates FRAME# in the final data phase.	
			FRAME# is an input when the 82C861 is the target and an output when it is the initiator.	
			FRAME# is tristated from the leading edge of RESET# and remains tristated until driven as either a master or slave by the 82C861.	
IRDY#	67	I/O (s/t/s)	Initiator Ready: IRDY#, along with TRDY#, indicates whether the 82C861 is able to complete the current data phase of the cycle. IRDY# and TRDY# are both asserted when a data phase is completed.	
			During a write, the 82C861 asserts IRDY# to indicate that it has valid data on AD[31:0]. During a read, the 82C861 asserts IRDY# to indicate that it is prepared to accept data.	
			IRDY# is an input when the 82C861 is a target and an output when it is the initia- tor.	
			IRDY# is tristated from the leading edge of RESET# and remains tristated until driven as either a master or a slave by the 82C861.	
TRDY#	68	I/O (s/t/s)	Target Ready: TRDY#, along with IRDY#, indicates whether the 82C861 is able to complete the current data phase of the cycle. TRDY# and IRDY# are both asserted when a data phase is completed.	
			When the 82C861 is acting as the target during read and write cycles, it performs in the following manner:	
			1. During a read, the 82C861 asserts TRDY# to indicate that it has placed valid data on AD[31:0].	
			 During a write, the 82C861 asserts TRDY# to indicate that is prepared to accept data. 	
			TRDY# is an input when the 82C861 is the initiator and an output when it is the target.	
			TRDY# is tristated from the leading edge of RESET# and remains so until driven as either a master or a slave by the 82C861.	
STOP#	70	I/O (s/t/s)	 Stop: STOP# is an output when the 82C861 is the target and an input when it is the initiator. As the target, the 82C861 asserts STOP# to request that the master stop the current cycle. As the master, the assertion of STOP# by a target forces the 82C861 to stop the current cycle. 	
			STOP# is tristated from the leading edge of RESET# and remains so until driven by the 82C861 acting as a slave.	



FireLink

Signal Name	Pin No.	Pin Type	Signal Description	
DEVSEL#	69	I/O (s/t/s)	Device Select: The 82C861 claims a PCI cycle via positive decoding by asserting DEVSEL#. As an output, the 82C861 drives DEVSEL# for two different reasons:	
			1. If the 82C861 samples IDSEL active in configuration cycles, DEVSEL# is asserted.	
			2. When the 82C861 decodes an internal address or when it subtractively decodes a cycle, DEVSEL# is asserted	
			When DEVSEL# is an input, it indicates the target's response to an 82C861 mas- ter-initiated cycle.	
			DEVSEL# is tristated from the leading edge of RESET# and remains so until driven by the 82C861 acting as a slave.	
IDSEL	50	I	Initialization Device Select: This signal is the "chip select" during configuration read and write cycles. IDSEL is sampled by the 82C861 during the address phase of a cycle. If IDSEL is found to be active and the bus command is a configuration read or write, the 82C861 claims the cycle with DEVSEL#.	
PERR#	71	I/O	Parity Error: The 82C861 uses this line to report data parity errors during any PCI cycle except a Special Cycle.	
SERR#	75	I	System Error: The 82C861 uses this line to report address parity errors and data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic.	
REQ#	36	0	Bus Request: REQ# is asserted by the 82C861 to request ownership of the PCI bus.	
GNT#	35	I	Bus Grant: GNT# is sampled by the 82C861 for an active low assertion, which indicates that it has been granted use of the PCI bus.	
CLKRUN#	46	I/O	Clock Run: The CLKRUN# function is available on this pin and can be used to reduce chip power consumption during idle periods. It is an I/O sustained tristate signal and follows the PCI 2.1 defined protocol.	
VCC		Р	Power: If FireLink is being used in a CMD-based system, this pin can be connected to VCC.	



Page 10

3.2.3 USB Interface Signals

Signal Name	Pin No.	Pin Type	Signal Description	
VD1+	13	I/O	Port 1 Positive Data Line	
VD1-	14	I/O	Port 1 Negative Data Line	
VD2+	18	I/O	Port 2 Positive Data Line	
VD2–	19	I/O	Port 2 Negative Data Line	
PWRON1, PWRON2	9, 24	0	Power On Lines 1 and 2: These outputs are used to turn on the respective USB port's VCC power.	
PWRFLT1, PWRFLT2	10, 23	I	Power Fault Lines 1 and 2: These inputs indicate that an over-current fault on each of the USB ports has occurred. Their polarity can be software controlled: strap low for active high, strap high for active low.	

|--|

Signal Name	Pin No.	Pin Type	Signal Description	
A20_out	1	0	Legacy gate A20 output: Also used for strap option.	
			This pin is also used as a strap option for chip/board level test configuration. Refer to Table 3-3 and Table 3.2.7.	
A20_in	53	I	Legacy gate A20 input	
SMI#	29	0	System Management Interrupt: This signal is used to request a System Management Mode (SMM) interrupt. It can be connected to a spare EPMI pin on the host chipset.	
			If FireLink is used with an OPTi IRQ driveback-capable chipset, this connection is not needed.	
INTA#	30	0	PCI Interrupt A: This signal can be connected to a PCI interrupt line.	
			If FireLink is used with an OPTi IRQ driveback-capable chipset, this connection is not needed.	
IRQ1_out	27	0	Interrupt Request 1: This pin should be tied to the keyboard interrupt going to the interrupt controller.	
			If FireLink is used with an OPTi IRQ driveback-capable chipset, this connection is not needed.	
IRQ12_out	28	0	Interrupt Request 12: This pin should be tied to the mouse interrupt going to th interrupt controller.	
			If FireLink is used with an OPTi IRQ driveback-capable chipset, this connection is not needed.	
IRQ1_in	97	I	Legacy IRQ1 input. The pin is tied to keyboard interrupt for legacy support.	
IRQ12_in	73	1	Legacy IRQ12 input. The pin is tied to mouse interrupt for legacy support.	



Signal Name	Pin No.	Pin Type	Signal Description	
PWRGD1	11	I, Analog (S)	Power Good Line 1: This schmitt-trigger analog input is used to sense the supply VCC power on USB port 1. (For VCC power greater than 4.0V, this line can be a logic input, on/off, or a resistor divider.)	
PWRGD2	22	l, Analog (S)	Power Good Line 2: This schmitt-trigger analog input is used to sense the supply VCC power on USB port 2. (For VCC power greater than 4.0V, this line can be a logic input, on/off, or a resistor divider.)	
GND/NIC	8		Ground: In a CMD-based system, this pin can remain connected to GND.	
			No Internal Connection: FireLink makes this pin a "No Internal Connection" to allow future upgrade to FireBlast.	
TEST0	21	I	Test Line 0: Strap option used for chip/board level test configuration. Refer to Table 3-3.	
TEST1	25	I	Test Line 1: Strap option used for chip/board level test configuration. Refer to Table 3-3.	

3.2.5 USB Power and Misc. Signals

3.2.6 Power and Ground Pins

Signal Name	Pin No.	Pin Type	Signal Description	
VCC	7, 34, 41, 53, 60, 65, 81, 92, 98	Р	5.0V or 3.3V Power Connection: Core voltage is linked to the PCI interface voltage; either 3.3V or 5.0V is acceptable, however, 3.3V is recommended for lowest power consumption. Core voltage is indicated to the chip through a strap option, refer to Table 3-3.	
			Note: If QFP packaging is selected, pin 53 becomes NIC (No Internal Connection).	
VCC_ISA	26	Р	ISA Reference Voltage: Supplies the reference voltage for pins 27 (IRQ1) and 28 (IRQ12). If IRQ1 and IRQ12 are not used, connect VCC_ISA to the VCC power plane.	
VCC3	12, 17	Р	3.3V Power Connection	
GND	5, 15, 16, 20, 33, 40, 47, 54, 59, 66, 72, 80, 85, 90, 96	G	Ground Connection	



3.2.7 Firelink 82C861 Strapping Optio

A20_out (Pin 1)	Test1 (Pin 25)	Test0 (Pin 21)	Mode
0	0	0	Operational mode - PCI voltage = 5V
1	0	0	Operational mode - PCI voltage = 5V
1	0	1	Operational mode - PCI voltage = 3.3V
0	0	1	Tristate test
0	1	0	Drive even pins high and odd pins low
0	1	1	Drive odd pins high and even pins low
1	1	0	TXD Test Mode. Test mode to bring out internal TXDSE0 signal on TEST1 pin (Pin 25) and internal TXD signal on TEST0 pin (pin 21)
1	1	1	NAND tree test



4.0 Functional Description

4.1 Universal Serial Bus (USB)

The 82C861 supports a PCI-based implementation of Universal Serial Bus utilizing the OpenHCI standard developed by Compaq, Microsoft, and National Semiconductor.

The USB core contains an integrated root hub that can support up to two downstream USB hubs or devices. The USB implementation consists of the root hub, PCI interface controller, and USB host controller. Keyboard and mouse legacy support are also included for DOS compatibility with USB devices.

This document must be used along with the following public domain reference documents to get the complete functional description of the USB core implementation.

- USB Specification, Revision 1.1
- OpenHCI Specification, Revision 1.0a
- PCI Specification, Version 2.1

A functional block diagram of the USB core implementation is given in Figure 4-1.

Figure 4-1 USB Functional Block Diagram





4.1.1 PCI Controller

The PCI controller interfaces the host controller to the PCI bus. As a master, the PCI controller is responsible for running cycles on the PCI bus on behalf of the host controller. As a target, the PCI controller monitors the cycles on the PCI bus and determines when to respond to these cycles. The USB core is a PCI target when it decodes cycles to its internal PCI configuration registers or to its internal PCI memory mapped I/O registers. The PCI USB controller asserts DEVSEL# in medium decode timing to claim a PCI transaction.

The configuration space of the PCI controller is accessed through Mechanism #1 as Bus #0, Device #X (Device # depends on which AD line is connected to the IDSEL input), Function #0, hereafter referred to as PCICFG.

Table 4-1 gives a register map for the PCICFG register space. Refer to Section 5.1, "PCICFG Register Space" for detailed bit information.

Table 4-1 PCI Controller Register Map

PCICFG	R/W	Register Name
00h-01h	RO	Vendor ID
02h-03h	RO	Device ID
04h-05h	R/W	Command
06h-07h	R/W	Status
08h	RO	Revision ID
09h-0Bh	RO	Class Code
0Ch	R/W	Cache Line Size
0Dh	R/W	Master Latency Timer
0Eh	RO	Header Type
0Fh		Reserved
10h-13h	R/W	Base Address Register 0
14h-2Bh		Reserved
2Ch-2Dh	RO	Subsystem Vendor
2Eh-2Fh	RO	Subsystem ID
30h-3Bh		Reserved
3Ch	R/W	Interrupt Line
3Dh	R/W	Interrupt Pin
3Eh	R/W	Minimum Grant
3Fh	R/W	Maximum Latency
40h-43h		Reserved
44h-4Dh		Reserved
4Eh	R/W	I ² C Control
4Fh		Reserved
50h	R/W	PCI Host Feature Control
51h	R/W	Interrupt Assignment
52h	R/W	Strapping OFF/ON option overides
53h		Reserved

PCICFG	R/W	Register Name
54h-57h	R/W	IRQ Driveback Address
58h-6Bh	-	Reserved
6Ch-6Fh	R/W	Test Mode Enable



4.1.2 Host Controller

This block is the operational control block in the USB core. It is responsible for the host controller operational states (Suspend, Disabled, Enabled), special USB signaling (Reset, Resume), status, interrupt control, and host controller configuration information. The host controller (HC) interface registers are PCI memory mapped I/O, hereafter referred to as MEMOFST. Table 4-2 gives a register map for the MEMOFST register space. Refer to Section 5.2, "Host Controller Register Space" for detailed bit information.

MEMOFST	R/W	Register Name
00h-03h	RO	HcRevision
04h-07h	R/W	HcControl
08h-0Bh	R/W	HcCommandStatus
0Ch-0Fh	R/W	HcInterruptStatus
10h-13h	R/W	HcInterrupt Enable
14h-17h	R/W	HcInterrupt Disable
18h-1Bh	R/W	HcHCCA
1Ch-1Fh	R/W	HcPeriodCurrentED
20h-23h	R/W	HcControlHeadED
24h-27h	R/W	HcControlCurrentED
28h-2Bh	R/W	HcBulkHeadED
2Ch-2Fh	R/W	HcBulkCurrentED
30h-33h	R/W	HcDoneHead
34h-37h	R/W	HcFmInterval
38h-3Bh	R/W	HcFrameRemaining
3Ch-3Fh	R/W	HcFmNumber
40h-43h	R/W	HcPeriodicStart
44h-47h	R/W	HcLSThreshold
48h-4Bh	R/W	HcRhDescriptorA
4Ch-4Fh	R/W	HcRhDescriptorB
50h-53h	R/W	HcRhStatus
54h-57h	R/W	HcRhPort1Status
58h-5Bh	R/W	HcRhPort2Status

Table 4-2 Host Controller Register Map

4.1.3 Legacy Support

Four registers are provided for legacy support:

- HceControl
 - Used to enable and control the emulation hardware and report various status information.
- HceInput

- Emulation side of the legacy Input Buffer register.
- HceOutput
 - Emulation side of the legacy Output Buffer register where keyboard and mouse data is to be written by software.
- HceStatus
 - Emulation side of the legacy Status register.

These registers are located in the Host Controller Register Space; from MEMOFST 100h through 10Fh. Table 4-3 shows a register map of these registers. Refer to Section 5.2.1, "Legacy Support Registers" for detailed bit information.

Table 4-3	Legacy	Support	Register	Мар
	Loguoj	ouppoit	i togiotoi	map

MEMOFST	R/W	Register Name
100h-103h	R/W	HceControl
104h-107h	R/W	HceInput
108h-10Bh	R/W	HceOutput
10Ch-10Fh	R/W	HceStatus

4.1.4 Intercept Port 60h and 64h Accesses

The HceStatus, HceInput, and HceOutput registers are accessible at I/O Ports 60h and 64h when emulation is enabled. Reads and writes to these registers using the I/O Ports does have some side effects as shown in Table 4-4. However, accessing these registers directly through their memory address produces no side effects.

When emulation is enabled, I/O accesses of Ports 60h and 64h must be handled by the Host Controller (HC). The HC must be positioned in the system so that it can do a positive decode of accesses to Ports 60h and 64h on the PCI bus. If a keyboard controller is present in the system, it must either use subtractive decode or have provisions to disable its decode of Ports 60h and 64h. If the legacy keyboard controller uses positive decode and is turned off during emulation, it must be possible for the emulation code to quickly re-enable and disable the legacy keyboard controller's Port 60h and 64h decode. This is necessary to support a mixed operating environment.



Register Contents Accessed/Modified	Side Effect
HceOutput	A read from Port 60h will set the Output Full bit (MEMOFST 10Ch[0]) to 0.
HceInput	 A write to Port 60h will set the Input Full bit (MEMOFST 10Ch[1]) to 1 and the Cmd Data bit (MEMOFST 10Ch[3]) to 0.
	 A write to Port 64h will set the: Input Full bit (MEMOFST 10Ch[1]) to 0 and the Cmd Data bit (MEMOFST 10Ch[3]) to 1.
HceStatus	• A read from Port 64h returns the current value of the HceStatus register.

Table 4-4 Emulated Registers and Side Effects



Page 18

5.0 Register Descriptions

The 82C861 has three types of register spaces:

- 1. PCI Configuration Register Space
- 2. Host Controller Register Space
- 3. I/O Register Space

Table 5-1

The subsections that follow detail the locations and access mechanisms for the registers located within these register spaces.

Notes: 1. All bits/registers are read/write and their default value is 0 unless otherwise specified.

PCICFG 00h-FFh

2. All reserved bits/registers MUST be written to 0 unless otherwise specified.

5.1 PCICFG Register Space

The configuration space of the PCI USB controller is accessed through Mechanism #1 as Bus #0, Device #X (Device # depends on which AD line is connected to the IDSEL input), Function #0, hereafter referred to as PCICFG. The bit formats for these registers are described in Table 5-1.

7	6	5	4	3	2	1	0
PCICFG 00h PCICFG 01h			Vendor Identifica	ation Register (R0	0)		Default = 45h Default = 10h
PCICFG 02h PCICFG 03h			Device Identifica	ation Register (RC	D)		Default = 61h Default = C8h
PCICFG 04h			Command R	egister - Byte 0			Default = 00h
Wait cycle control: USB core does not need to insert a wait state between address and data on the AD lines. This bit is always 0.	PERR# (response) detection enable bit: 0 = PERR# not asserted 1 = USB core asserts PERR# when it is the receiv- ing data agent and it detects a data parity error.	VGA palette snooping: This bit is always 0.	Postable memory write command: Not used when USB core is a master. This bit is always 0.	Special Cycles: USB core does not run Special Cycles on PCI. This bit is always 0.	USB core can run PCI master cycles: 0 = Disable 1 = Enable	USB core responds as a target to memory cycles. 0 = Disable 1 = Enable	USB core responds as a target to I/O cycles: 0 = Disable 1 = Enable
PCICFG 05h			Command R	egister - Byte 1			Default = 00h
		Reserved: These	bits are always 0.			Back-to-back enable: USB core only acts as a mas- ter to a single device, so this functionality is not needed. This bit is always 0.	SERR# (response) detection enable bit: 0 = SERR# not asserted 1 = USB core asserts SERR#
PCICFG 06h			Status Reg	jister - Byte 0			Default = 80h



Table 5-1 PCICFG 00h-FFh (cont.)

7	6	5	4	3	2	1	0
Fast back-to- back capability: USB core sup- ports fast back- to-back transac- tions when transactions are not to same agent. This bit is always 1.			Reserve	d: These bits are a	always 0.		
PCICFG 07h	·		Status Reg	jister - Byte 1			Default = 02h
Detected parity error: This bit is set to 1 whenever the USB core detects a parity error, even if PCICFG 04h[6] is disabled. Write 1 to clear.	SERR# status: This bit is set to 1 whenever the USB core detects a PCI address parity error. Write 1 to clear.	Received master abort status: Set to 1 when the USB core, acting as a PCI master, aborts a PCI bus mem- ory cycle. Write 1 to clear.	Received target abort status: This bit is set to 1 when a USB core generated PCI cycle (USB core is the PCI master) is aborted by a PCI target. Write 1 to clear.	Signaled target abort status: This bit is set to 1 when the USB core signals tar- get abort. Write 1 to clear.	DEVSEL ti Indicates DEVSE performing a pos Since DEVSEL# meet the medium bits are encoded	ming (RO): :L# timing when itive decode. is asserted to n timing, these as 01.	Data parity reported: Set to 1 if PCICFG 04h[6] is set and the USB core detects PERR# asserted while acting as PCI master (whether PERR# was driven by USB core or not.)
PCICFG 08h		F	Revision Identific	ation Register (R	:0)		Default = 10h
PCICFG 09h PCICFG 0Ah PCICFG 0Bh			Class Code	Register (RO)			Default = 10h Default = 03h Default = 0Ch
PCICFG 0Ch			Cache Line	Size Register			Default = 00h
PCICFG 0Dh			Master Latenc	y Timer Register			Default = 00h
PCICFG 0Eh			Header Type	e Register (RO)			Default = 00h
PCICFG 0Fh			Res	erved			Default = 00h
PCICFG 10h-13	h		Base Addre	ess Register 0			Default = 00h
 This register identifies the base address of a contiguous memory space in main memory. POST will write all 1s to this register, then read back the value to determine how big of a memory space is requested. After allocating the requested memory, POST will write the upper bytes with the base address. Bits [31:0] correspond to: 10h = [7:0], 11h = [15:8], 12h = [23:16], 13h = [31:24]. Bit [0] - Indicates that the operational registers are mapped into memory space. Always = 0. Bits [2:1] - Indicates that the base register is 32 bits wide and can be placed anywhere in 32-bit memory space. Always = 0. Bits [3] - Indicates no support for prefetchable memory. Always = 0. Bits [11:4] - Indicates a 4K byte address range is requested, Always = 0. Bits [31:12] - Base Address: Post writes the value of the memory base address to this register. 							
PCICFG 14h-2B	h		Res	erved			Default = 00h



Page 20

Table 5-1	PCICFG 00h-	FFh (cont.)					
7	6	5	4	3	2	1	0
PCICFG 2Ch-2	Dh		Subsystem Ven	dor Register (RC	D)		Default = 00h
Subsystem \ - This regist	/endor - Bits [15:0] er can be written to	correspond to: 20 when PCICFG 5	Ch = [7:0], 2Dh = [0h[3] = 0.	15:8].			
PCICFG 2Eh-2	Fh		Subsystem II	D Register (RO)			Default = 00h
Subsystem I - This regist	D - Bits [15:0] corre er can be written to	espond to: 2Eh = [when PCICFG 5	7:0], 2Fh = [15:8]. 0h[3] = 0.				
PCICFG 30h-3	Bh		Res	served			Default = 00h
PCICFG 3Ch			Interrupt L	ine Register			Default = 00h
This register used by devi	identifies which of ce drivers and has	the system interrund no direct meaning	pt controllers the to the USB core.	device's interrupt	pin is connected to	o. The value of this	s register is
PCICFG 3Dh			Interrupt	Pin Register			Default = 01h
This register	identifies which int	errupt pin a devic	e uses. Since the	USB core uses IN	TA#, this value is	set to 01h.	
PCICFG 3Eh			Minimum Gra	nt Register (RO)			Default = 00h
			Res	erved			
PCICFG 3Fh			Maximum Late	ncy Register (RO))		Default = 00h
			Res	erved			
PCICFG 40h-43	3h		Res	served			Default = 00h
These regist	ers are for internal	testing purposes.	Do not write to the	ese registers.			
PCICFG 44h-4I	Dh		Res	served			Default = 00h
PCICEG 4Eb			I ² C Cont	rol Register			Default – 00b
Res	served	Test 0, Test 1	Reads back	Reads back	I ² C data	I ² C clock	l^2C control:
		1 = I/O buffer	I ² C data output	I ² C clock out-	output:	output:	0 = Disable
		enabled 0 = disabled	bit (bit 2) (RO)	put bit (bit 1) (RO)	0 = Output 0 1 = Output 1	0 = Output 0 1 = Output 1	1 = Enable
PCICFG 4Fh			Res	served			Default = 00h
PCICFG 50h			PCI Host Featur	e Control Regist	er		Default = 00h
			CLKRUN# control when enabled (PCICFG 50[2] = 1) 0 = Normal 1 = Power saving mode (default = 0)	Subsystem Vendor ID Register (PCICFG 2Ch) control: 0= Read-Only 1= Writable	CLKRUN# on host interface): 0 = Disabled, CLKRUN# tristated 1 = Enabled per PCI	Port 2 output: 0 = Enable 1 = Disable (Controls USB I/O cells to save power)	Port 1 output: 0 = Enable 1 = Disable (Controls USB I/O cells to save power)
PCICFG 51h			Interrupt Assi	gnment Register			Default = 01h



FireLink

Table 5-1PCICFG 00h-FFh (cont.)

7	6	5	4	3	2	1	0
Host controller type: 0 = Viper-N+ (send sin- gle data phase on IRQ drive- back) 1 = FireStar (burst two data phases)	IRQ Driveback: 0 = Disable 1 = Enable	Reserved	Interrupt Assignm interrupt. Note th grammed to Level Level Mode: 00000 = Disabled 01011 = ACPI6 00001 = PCIRQC 01100 = ACPI7 00010 = PCIRQ1 01101 = ACPI8 00011 = PCIRQ2 01110 = ACPI9 00100 = PCIRQ3 01111 = ACPI0 Edge Mode: 10000 = IRQ0 11011 = IRQ1 11001 = IRQ1 11100 = IRQ2 11101 = IRQ1 11010 = IRQ2 11101 = IRQ3 11110 = IRQ4 10010 = IRQ4	hent (PCIRQ0# De at if an IRQ (an ec el mode on the ho d # (Default) #	efault) - Interrupts Ige-mode interrup st chipset.	from the USB are t) is selected, this 00110 = ACPI1 00111 = ACPI2 01000 = ACPI3 01001 = ACPI4 01010 = ACPI5 10110 = IRQ6 10111 = IRQ7 11000 = IRQ8 11001 = IRQ9 11010 = IRQ10	mapped to this IRQ must be pro-
			10101 = IRQ15				
PCICFG 52h			Strap Opti	on Override			
Rese	erved	PCI Voltage 0 = 3.3V 1 = 5V (default = 1)	Reserved	Test Mode 0 = Opera- tional 1 = TXD test mode (default = 0)	PWRFLT2 polarity 1 = Low 0 = High (default = 1)	PWRFLT1 polarity 1 = Low 0 = High (default = 1)	PWRON1 & PWRON2 polarity 1 = Low 0 = High (default = 0)
PCICFG 53h			Res	erved			Default = 00h
PCICFG 54h-57l IRQ Drivebac - When the F REQ# line t host interru - Bits 1:0 are	PCICFG 54h-57h IRQ Driveback Address Register - Byte 0: Address Bits [7:0] Default = 3333330h IRQ Driveback Protocol Address Bits: Bits [31:0] correspond to: 54h = [7:0], 55h = [15:8], 56h = [23:16], 57h = [31:24]. Default = 3333330h - When the FireLink/FireBlast logic must generate an interrupt from any source, it follows the IRQ Driveback Protocol and toggles the REQ# line to the host. Once it has the bus, it writes the changed IRQ information to the 32-bit I/O address specified in this register. The host interrupt controller claims this cycle and latches the new IRQ values. - Bits 1:0 are reserved to be 00 and are read-only.						
PCICFG 58h-6B	h		Res	erved			Default = 00h
PCICFG 6Ch-6F	h		Test Mode E Rese	nable Register erved			Default = 00h



Page 22

The host controller (HC) interface registers are PCI memory

mapped I/O, hereafter referred to as MEMOFST. The bit for-

mats for these registers are described in Table 5-2.

5.2 Host Controller Register Space

This register space is the operational control block in the USB core. It is responsible for the host controller operational states (Suspend, Disabled, Enabled), special USB signaling (Reset, Resume), status, interrupt control, and host controller configuration information.

Table 5-2 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0	
MEMOFST 00h MEMOFST 01h-	03h		HcRevision	Register (RO)		D	Default = 10h efault = 000001h	
Bits [31:0] cor	rrespond to: 00h =	[7:0], 01h = [15:8], 02h = [23:16], 0	3h = [31:24]				
- Bits [7:0]	- Bits [7:0] Revision - Indicates the Open HCI Specification revision number implemented by hardware (X.Y = XYh). FireLink support Specification 1.0.							
- Bits [31:8]	Reserved							
MEMOFST 04h			HcControl R	egister - Byte 0			Default = 00h	
HC Functional State: Processing of Bulk List: Processing of Control List: Disable Isoch- ronous List Production 01 = USB Resume 0 = Disable 1 = Enable 0 = Disable 1 = Enable 1 = Enable 0 = Disable 1 = Enable 0 = Disable 1 = Enable 1 = Enable 0 = Yes 1 = No The HC may force a state change from USB Suspend to USB Resume after detecting resume signaling from a downstream port. No The				Processing of Periodic (inter- rupt and isoch- ronous) List: 0 = Disable 1 = Enable The HC checks this bit prior to attempting any periodic trans- fers in a frame.	Control Bulk Specifies the nur endpoints servic endpoint. Encod N is the number points (i.e., 00 = point; 11 = 4 con	Service Ratio: mber of control ed for every bulk ing is N–1 where of control end- 1 control end- trol endpoints).		
 Disabling the Period List, the 	e Isochronous List he HC will check t	when the Periodic oit 3 when it finds a	: List is enabled all an isochronous en	ows interrupt end adpoint descriptor.	point descriptors to	o be serviced. Whi	le processing the	
MEMOFST 05h			HcControl R	egister - Byte 1			Default = 00h	
		Reserved			Remote Wakeup Con- nected Enable: If a remote wakeup signal is supported, this bit is used to enable that operation. Since there is no remote wakeup signal supported, this bit is ignored.	Remote Wakeup Con- nected (RO): Indicates whether the HC supports a remote wakeup signal. This implementation does not sup- port any such signal. The bit is hardcoded to 0.	Interrupt Routing: 0 = Interrupts routed to normal interrupt mechanism (INTA#) 1 = Interrupts routed to SMI Also see PCICFG 51h	
MEMOFST 06h-	07h		HcControl Regi	i ster - Bytes 2 & : erved	3		Default = 00h	
MEMOFST 08h		I	HcCommandStat	us Register - Byt	e 0		Default = 00h	



Table 5-2 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0
	Rese	erved		Ownership Change Request: When set by software, this bit sets the Owner- ship Change bit (MEMOFST 0Fh[6]). Cleared by soft- ware.	Bulk List has an active endpoint descriptor? ⁽¹⁾ 0 = No 1 = Yes	Control List has an active endpoint descriptor?(1) 0 = No 1 = Yes	HC Reset: Writing a 1 ini- tiates a soft- ware reset. This bit is cleared by the HC upon com- pletion of reset operation.
(1) The bit may to bit 2, Control	List for bit 1)	ftware or the HC.	It is cleared by the	e HC each time it i	begins processing	the head of the lis	st (Bulk List for
MEMOFST 09h		ł	HcCommandStat	us Register - Byt	e 1		Default = 00h
			Res	erved			
MEMOFST 0Ah			HcCommandStat	us Register - Byte	e 2	1	Default = 00h
Reserved							verrun Count: ents every time Overrun bit [0] is set. The n 11 to 00.
MEMOFST 0Bh		e 3		Default = 00h			
			Res	erved			
MEMOEST OCh			Helpterrupt Statu	s Register - Byte	٥*		Default - 00h
Reserved	Root Hub	Frame Number		Resume	Start of Frame	Writeback	Scheduling
	Status Change: This bit is set when the con- tent of HcRh Status (50h- 53h) or the con- tent of any HcRhPort Sta- tus Register (54h-5Bh) has changed.	Overflow: This bit is set when MEMOFST 3Ch[15] (Frame Num- ber Register) changes from 0-to-1 or from 1-to-0.	Error: This event is not imple- mented and is hardcoded to 0. All writes are ignored.	Detected: This bit is set when the HC detects resume signaling on a downstream port.	This bit is set when the Frame Management block signals a "Start of Frame" event.	Done Head: This bit is set after the Host Controller has written HcDone- Head to Hcca- DoneHead.	Overrun occurred? 0 = No 1 = Yes
MEMOFST 0Dh-	0Eh	Но	InterruptStatus I	Register - Bytes 1	& 2		Default = 00h
			Res	erved			
MEMOFST 0Fh			HcInterruptStatu	s Register - Byte	3*		Default = 00h
Reserved	Ownership Change: This bit is set when the Own- ership Change Request bit (MEMOFST 08h[3]) is set. bit in this register	clears the corres	ponding bit, while	Rese writing a 0 leaves	erved the bit unchanged	l.	



Page 24

Table 5-2 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0		
MEMOFST 10h		HcInterruptEnable Register - Byte 0*							
Reserved	Allow interrupt generation due to Root Hub Status Change: 0 = Ignore	Allow interrupt generation due to Frame Num- ber Overflow: 0 = Ignore	Reserved All writes to this bit are ignored.	Allow interrupt generation due to Resume Detected: 0 = Ignore	Allow interrupt generation due to Start of Frame: 0 = Ignore	Allow interrupt generation due to Writeback Done Head: 0 = Ignore	Allow interrupt generation due to Scheduling Overrun: 0 = Ignore		
	1 = Enable	1 = Enable	1 = Enable 1 = Enable 1 = Enable 1 = Enable						
MEMOFST 11h-1	12h	Hc	InterruptEnable Rese	Register - Bytes ′ erved	1 & 2		Default = 00h		
MEMOFST 13h			HcInterruptEnable Register - Byte 3* Default = 00h						
Master inter- rupt generation: 0 = Ignore 1 = Allows all interrupts to be enabled in 10h-13h.	Allow interrupt generation due to Ownership Change: 0 = Ignore 1 = Enable		Reserved						
* Writing a 1 to a	bit in this register	sets the correspo	nding bit, while wr	iting a 0 leaves th	e bit unchanged.				
MEMOFST 14h		ŀ	IcInterruptDisabl	e Register - Byte	• 0*		Default = 00h		
Reserved	Allow interrupt generation due to Root Hub Status Change: 0 = Ignore 1 = Disable	Allow interrupt generation due to Frame Num- ber Overflow: 0 = Ignore 1 = Disable	Reserved All writes to this bit are ignored.	Allow interrupt generation due to Resume Detected: 0 = Ignore 1 = Disable	Allow interrupt generation due to Start of Frame: 0 = Ignore 1 = Disable	Allow interrupt generation due to Writeback Done Head: 0 = Ignore 1 = Disable	Allow interrupt generation due to Scheduling Overrun: 0 = Ignore 1 = Disable		
MEMOFST 15h-	16h	Hc	InterruptDisable	Register - Bytes	1&2	. 2100010	Default = 00h		
			Rese	erved					
MEMOFST 17h		ŀ	IcInterruptDisabl	e Register - Byte	3*		Default = 00h		
Master inter- rupt generation: 0 = Ignore 1 = Allows all interrupts to be dis- abled in 10h-13h.	Allow interrupt generation due to Ownership Change: 0 = Ignore 1 = Disable			Rese	erved				
* Writing a 1 to a	bit in this register	clears the corresp	bonding bit, while w	writing a 0 leaves	the bit unchanged				
MEMOFST 18h-	IBh		HcHCCA	Register			Default = 00h		
Bits [31:0] cor - Bits [7:0] - Bits [31:8]	respond to: 18h = Reserved Pointer to HCCA	[7:0], 19h = [15:8 base address], 1Ah = [23:16], 1l	Bh = [31:24].					
MEMOFST 1Ch-	1Fh		HcPeriodCurr	entED Register			Default = 00h		
Bits [31:0] cor - Bits [3:0] - Bits [31:4]	respond to: 1Ch = Reserved Pointer to current	: [7:0], 1Dh = [15:8 t Periodic List Enc	3], 1Eh = [23:16], 1 I Descriptor	Fh = [31:24].					



FireLink

Table 5-2	MEMOFST 00	Dh-5Ch					
7	6	5	4	3	2	1	0
MEMOFST 20h-	23h		HcControlHe	adED Register			Default = 00h
Bits [31:0] co	rrespond to: 20h =	[7:0], 21h = [15:8]	, 22h = [23:16], 23	3h = [31:24].			
- Bits [3:0]	Reserved						
- Bits [31:4]	Pointer to curren	t Control List Head	d End Descriptor				
MEMOFST 24h-	27h		HcControl	Current ED			Default = 00h
Bits [31:0] co	rrespond to: 24h =	[7:0], 25h = [15:8]	, 26h = [23:16], 27	7h = [31:24].			
- Bits [3:0]	Reserved						
- Bits [31:4]	Pointer to curren	t End Descriptor ir	n Control List				
			Sate:	uđ			
MEMOFST 28h-	2Bh		HcBulkHead	dED Register			Default = 00h
Bits [31:0] co	respond to: 28h =	[7:0], 29h = [15:8]	, 2Ah = [23:16], 28	Bh = [31:24].			
- Bits [3:0]	Reserved						
- Bits [31:4]	Pointer to curren	t Bulk List Head E	nd Descriptor in C	ontrol List			
MEMOFST 2Ch	-2Fh		HcBulkCurre	ntED Register			Default = 00h
Bits [31:0] co	rrespond to: 2Ch =	= [7:0], 2Dh = [15:8	3], 2Eh = [23:16], 2	?Fh = [31:24].			
- Bits [3:0]	Reserved						
- Bits [31:4]	Pointer to curren	t Bulk List End De	scriptor				
				- d De sister			Defeating 00h
MEMOFST 30h-	33n		нсроиене	ad Register			Default = 00h
Bits [31:0] col	respond to: 30h =	[7:0], 31h = [15:8]	[, 32h = [23:16], 33	3h = [31:24].			
- Bits [3:0] Bits [21:4]	Reserved	t Dono List Hood I	End Descriptor				
- Bits [31.4]		It Done List nead i	Ind Descriptor				
MEMOFST 34h-	37h		HcFmInter	val Register			Default =
Bits [31:0] co	rrespond to: 34h =	[7:0], 35h = [15:8]	l, 36h = [23:16], 37	7h = [31:24].			
- Bits [13:0]	Frame Interval -	These bits specify Default = 2EDFh)	the length of a frai	me as (bit times –	1). For 12,000 bit	t times in a frame, a	a value of 11,999
- Bits [15:14]	Reserved						
- Bits [30:16]	FS Largest Data of each frame.	Packet: These bit	s specify a value v	vhich is loaded int	o the Largest Dat	ta Packet Counter	at the beginning
51.64	Frame Interval T	ogale - This hit is t	aded by HCD w	hanavar it laada a	new value into th	he Frame Interval h	hits (hits [13:0])
- Bit 31		oggio Thio bit io i		nenever it loads a			ita (bita [10.0]).
- Bit 31	3Bb		HcFrameRem	aining Register			Default - 00h
- Bit 31 MEMOFST 38h-	3Bh	(7.0) 39h - [15:8]	HcFrameRem	aining Register			Default = 00h
- Bit 31 MEMOFST 38h- Bits [31:0] con - Bits [13:0]	3Bh rrespond to: 38h = Frame Remainin	: [7:0], 39h = [15:8]	HcFrameRema I, 3Ah = [23:16], 3E	aining Register Bh = [31:24].	me a frame. Whe	en the HC is in the	Default = 00h
- Bit 31 MEMOFST 38h- Bits [31:0] col - Bits [13:0]	3Bh rrespond to: 38h = Frame Remainin state, the counte The counter relo- transitions into th	: [7:0], 39h = [15:8] g (RO) - This 14-b r decrements each ads with Frame Int ne USB Operationa	HcFrameRema I, 3Ah = [23:16], 3I it decrementing co n 12MHz clock per terval (MEMOFST al state.	aining Register Bh = [31:24]. bunter is used to ti iod. When the cou 34h[13:0]) at that	me a frame. Whe unt reaches 0, the time. In addition,	en the HC is in the e end of a frame ha , the counter loads	Default = 00h USB Operational as been reached. when the HC
- Bit 31 MEMOFST 38h- Bits [31:0] col - Bits [13:0] - Bits [30:14]	3Bh rrespond to: 38h = Frame Remainin state, the counte The counter relo- transitions into th Reserved	: [7:0], 39h = [15:8] ig (RO) - This 14-b ir decrements each ads with Frame In he USB Operationa	HcFrameRema I, 3Ah = [23:16], 31 it decrementing co n 12MHz clock per terval (MEMOFST al state.	aining Register Bh = [31:24]. Dunter is used to ti iod. When the cou 34h[13:0]) at that	me a frame. Whe unt reaches 0, the time. In addition,	en the HC is in the e end of a frame ha , the counter loads	Default = 00h USB Operational as been reached. when the HC



Table 5-2	MEMOFST 00	h-5Ch					
7	6	5	4	3	2	1	0
MEMOFST 3Ch	-3Fh		HcFmNum	ber Register			Default = 00h
Bits [31:0] co - Bits [15:0] - Bits [31:16]	rrespond to: 3Ch = Frame Number ((MEMOFST 38h] Reserved	: [7:0], 3Dh = [15:8 RO) - This 16-bit i [13:0]). The count	B], 3Eh = [23:16], ncrementing cour will roll over from	3Fh = [31:24]. tter is incremented FFFh to 0h.	I coincident with t	he load of Frame F	≀emaining
MEMOFST 40h-	-43h		HcPeriodic	Start Register			Default = 00h
Bits [31:0] co - Bits [13:0] - Bits [31:14]	rrespond to: 40h = Periodic Start - T begin. Reserved	[7:0], 41h = [15:8 hese bits are use], 42h = [23:16], 4 d by the List Proce	3h = [31:24]. essor to determine	where in a frame	e the Periodic List p	processing must
MEMOFST 44h-	-47h		HcLSThres	hold Register			Default = 00h
Bits [31:0] co - Bits [11:0] - Bits [31:12]	rrespond to: 44h = LS Threshold - T transaction can b Reserved	[7:0], 45h = [15:8 hese bits contain be started in the cu], 46h = [23:16], 4 a value used by th urrent frame.	7h = [31:24]. ne Frame Manage	ment Block to det	ermine whether or	not a low speed
MEMOFST 48h		Ho	RhDescriptorA	Register - Byte 0	(RO)		Default = 02h
Number Dow	nstream Ports - Th	e USB core supp	orts two downstre	am ports.	. ,		
MEMOFST 49h			HcRhDescriptor	A Register - Byte	1		Default = 00h
	Reserved		No Over-current Protection: ⁽¹⁾ 0 = Over-cur- rent status is reported 1 = Over-cur- rent status is not reported	Over-current Protection Mode: 0 = Global over- current 1 = Individual Over-Cur- rent This bit is only valid when bit 4 is cleared. This bit should be written to 0.	Device Type (RO): The USB core is not a com- pound device.	No Power Switching: ⁽¹⁾ 0 = Ports are powered switched 1 = Ports are always pow- ered on	Power Switch- ing Mode: 0 = Global switching 1 = Individual switching This bit is only valid when bit 1 is cleared. This bit should be written to 0.
(1) Bits 4 and 1 s	should be written to	o support the exte	rnal system port o	over-current and s	witching impleme	ntations.	
MEMOFST 4Ah			HcRhDescriptor	A Register - Byte	2		Default = 00h
MENOFOT (D)			Kes		•		Defeet 64
Power-On to - The USB co written to si	Power-Good Time ore power switching upport the system	g is effective within implementation. T	n 2ms. The field va in s field should al	A Register - Byte alue is represented ways be written to	d as the number o a non-zero value	of 2ms intervals. Th	berault = 01h



Table 5-2	MEMOFST 00	h-5Ch							
7	6	5	4	3	2	1	0		
MEMOFST 4Ch	-4Dh	Ho	RhDescriptorB	Register - Bytes () & 1		Default = 00h		
Bits [15:0] co	rrespond to: 4Ch =	= [7:0], 4Dh = [15:8	3].						
- Bit 0	Reserved								
- Bits [15:1]	Device Removab 0 = Device not re 1 = Device remov	ole - USB core por emovable vable	ts default to remo	vable devices:					
	Bit 15 correspond reserved.	ds to Port 15, Bit 1	4 corresponds to	Port 14, the remain	ining bits follow su	uit. Unimplemented	d ports are		
MEMOFST 4Eh	-4Fh	He	RhDescriptorB	Register- Bytes 2	8.3		Default = 00h		
Bits [15:0] cor	rrespond to: 4Eh =	[7:0], 4Fh = [15:8].						
- Bit 0	Bit 0 Reserved								
- Bits [15:1]	 Bits [15:1] Port Power Control Mask: Bit 15 corresponds to Port 15, Bit 14 corresponds to Port 14, the remaining bits follow suit. Unimplemented ports are reserved. 0 = Device not removable 1 = Global power mask 								
	This field is only valid if No Power Switching bit (MEMOFST 49h[1]) is cleared and Power Switching Mode Bit (MEMOFST 49h[0]) is set (individual port switching). When set, the port only responds to individual port power switching commands (Set/ClearPortPower, MEMOFST 54h[1:0] and 58h[1:0]). When cleared, the port only responds to global power switching commands (Set/ClearGlobalPower, MEMOFST 52h[0] and 50h[0]).								
MEMOFST 50h			HcRhStatus F	Register - Byte 0			Default = 00h		
		Rese	erved			Over-current	Read: Local		
						Indicator	Power Status		
						(RO): ⁽¹⁾	Not supported.		
						Reflects state of	Always read 0.		
						OVCR pin.	Write: Clear		
						0 = No over-cur-	Global Power		
						tion	0 = No effect		
							1 = Issue Clear		
						rent condi-	Global Bower.com		
						tion	mand to		
							ports		
(1) Bit 1 is only	valid if the No Ove	r-current Protectic	n (MEMOEST 49	h[4]) and Over-cur	rent Protection Mo	de (MEMOEST 4	9h[3]) bits are		
cleared.									
MEMOFST 51h	T		HcRhStatus F	Register - Byte 1			Default = 00h		
Read: Device				Reserved					
Remote Wake-									
up Enable(")									
0 = Disabled									
1 = Enabled									
<u>Write</u> : Set Remote Wake-									
up Enable									
0 = No effect									
1 = Sets									
Device									
Remote									
Wakeup									
Enable									
(1) Allows ports'	Connect Status C	hange Bit (MEMC	FST 56h[0] for Po	ort 1 and MEMOFS	ST 59h[0] for Port	2) as a remote wa	akeup event.		



Table 5-2 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0
MEMOFST 52h			HcRhStatus R	egister - Byte 2			Default = 00h
		Rese	erved			Over-current Indicator Change This bit is set when the Over- current Indica- tor bit (MEMOFST 50h[1]) changes. Write 1 to clear	Read: Local Power Status Change Not supported. Always read 0 <u>Write:</u> Set Glo- bal Power 0 = No effect 1 = Issue Set Global Power com- mand to ports
MEMOFST 53h			HcRhStatus R	egister - Byte 3			Default = 00h
<pre>vvakeup Enable (WO) 0 = No effect 1 = Clear Device Remote Wakeup Enable bit (MEMOFST 51h[7])</pre>				- Desister Price	٩		Default
MEMOFST 54h			HcRhPort1Statu	s Register - Byte	0	•	Default = 00h
	Reserved		Read: Port Reset Status 0 = Port reset status sig- nal not active 1 = Port reset signal active Write: Set Port Reset 0 = No effect 1 = Sets Port Reset Sta- tus	Read: Port Over-current Indicator ⁽¹⁾ 0 = No over-current condition 1 = Over-current condition Write: Clear Port Suspend 0 = No effect 1 = Initiates selective resume sequence for the port	Read: Port Suspend Status 0 = Port is not suspended 1 = Port is selectively suspended Write: Set Port Suspend 0 = No effect 1 = Sets Port Suspend Status	Read: Port Enable Status 0 = Port disable 1 = Port enabled Write: Set Port Enable 0 = No effect 1 = Sets Port Enable Status	Read: Current Connect Status 0 = No device connected 1 = Device con- nected. ⁽²⁾ <u>Write:</u> Clear Port Enable 0 = No effect 1 = Clears Port Enable Sta- tus bit (bit 1)
 (1) The USB core valid if the No (2) If the Device 	e supports global Over-current Pro Removable bits (M	over-current repor ptection (MEMOFS	ting. This bit reflec ST 49h[4]) bit is cle 5:0]) are set (pot re	cts the state of the eared and Over-cu emovable) bit 0 is	OVRCUR pin de Irrent Protection M always 1	dicated to this por lode (MEMOFST	t. This bit is only 49h[3]) bit is set.



Table 5-2 MEMOFST 00h-5Ch

7 6		5	4	3	2	1	0	
MEMOFST 55h			HcRhPort1Statu	s Register - Byte	1	·	Default = 00h	
Read, Low Read, Folt Speed Device Power Status ⁽²⁾ Attached ⁽¹⁾ 0 = Port power 0 = Full speed is off device 1 = Port power 1 = Low speed is on Write: Clear Power Port Power 0 = No effect 1 = Clears Port Power Status 0 = No effect 1 = Sets Port 1 = Clears Port Power Status 1 = Clears Port Power Status (1) Bit 1 defines the speed (and bus idle) of the attached device. It is only valid when Current Connect Status (MEMOFST 54h[0]) bit is set.								
(2) Bit 0 reflects the power s bit 0 is always read as 1	(2) Bit 0 reflects the power state of the port regardless of the power switching mode. If the No Power Switching (MEMOFST 49h[1]) bit is set, bit 0 is always read as 1.							
MEMOFST 56h			HcRhPort1Statu	s Register - Byte	2	T	Default = 00h	
ReservedPort Reset Status Change 0 = Port reset is not com- pletePort Reset current Indica- tor ChangePort Suspend 								
(1) If the Device Removabl	e Bits (I	MEMOFST 4Ch[1	5:1]) are set, bit 0) resets to 1.	•		Defeuilt 001	
			Rese	s Register - Byte erved	3		Default = 00h	



Page 30

Table 5-2 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0
MEMOFST 58h			HcRhPort2Statu	s Register - Byte	0		Default = 00h
(1) The USB core supports global over-current reporti valid if the No Over-current Protection (MEMOFST			Read: Port Reset Status 0 = Port reset status sig- nal not active 1 = Port reset signal active <u>Write:</u> Set Port Reset 0 = No effect 1 = Sets Port Reset Sta- tus ting. This bit reflect	Read: Port Over-current Indicator ⁽¹⁾ 0 = No over-current condition 1 = Over-current condition 1 = Over-current condition Write: Clear Port Suspend 0 = No effect 1 = Initiates selective resume sequence for the port cts the state of the ctared and Over-current	Read: Port Sus- pend Status 0 = Port is not suspended 1 = Port is selectively suspended <u>Write:</u> Set Port Suspend 0 = No effect 1 = Sets Port Suspend Status	Read: Port Enable Status 0 = Port dis- abled 1 = Port enabled <u>Write:</u> Set Port Enable 0 = No effect 1 = Sets Port Enable Sta- tus	Read: Current Connect Status 0 = No device connected 1 = Device con- nected. ⁽²⁾ Write: Clear Port Enable 0 = No effect 1 = Clears Port Enable Sta- tus bit (bit 1)
(2) If the Device	Removable bits (N	IEMOFST 4Ch[18	5:0]) are set (not re	emovable), bit 0 is	always 1.		Dofault - 00h
MEMOFST 59h HcRhPort2Status Register - Byte 1 Default = 00 Reserved Read: Low Speed Device Attached ⁽¹⁾ Read: Port Power Statust 0 = Port power 0 = Full speed device Port power is off 1 = Port power device 1 = Port power is on Write: Clear Port Power Power 0 = No effect 1 = Sets Port 1 = Clears Port Power Sta- tus (bit 0) 0 = No effect 1 = Clears Port Power Sta- tus Power Sta- tus 1 = Sets Port						Read: Port Power Status ⁽²⁾ 0 = Port power is off 1 = Port power is on Write: Set Port Power 0 = No effect 1 = Sets Port Power Sta- tus	
(2) Bit 0 reflects bit 0 is always	the power state of s read as 1.	the port regardles	ss of the power sw	itching mode. If th	e No Power Swite	ching (MEMOFST	49h[1]) bit is set,



Table 5-2 MEMOFST 00h-5Ch

7	6	5	4	3	2	1	0	
MEMOFST 5Ah HcRhPort2Status Register - Byte 2								
	Reserved		Port Reset Status Change 0 = Port reset is not com- plete 1 = Port reset is complete	Port Over- current Indica- tor Change This bit is set when the Over- current Indica- tor (MEMOFST 50h[1]) bit changes. Write 1 to clear	Port Suspend Status Change Indicates the completion of the selective resume sequence for the port. 0 = Port is not resumed 1 = Port resume is complete	Port Enable Status Change Indicates that the port has been disabled due to a hard- ware event (cleared Port Enable Status, MEMOFST 54h[1]). 0 = Port has not been dis- abled 1 = Port Enable Status has been cleared	Connect Status Change Indicates a con- nect or discon- nect event has been detected. 0 = No con- nect/discon- nect event 1 = Hardware detection of connect/dis- connect event ⁽¹⁾ Write 1 to clear	
(1) If the Device	Removable Bits (MEMOFST 4Ch[1	5:1]) are set, bit 0	resets to 1.				
MEMOFST 5Bh			HcRhPort2 Statu	s Register - Byte	93		Default = 00h	
			Rese	erved				



5.2.1 Legacy Support Registers

Four registers are provided for legacy support:

- HceControl
 - Used to enable and control the emulation hardware and report various status information.
- HceInput
 - Emulation side of the legacy Input Buffer register.
- HceOutput
 - Emulation side of the legacy Output Buffer register where keyboard and mouse data is to be written by software.
- HceStatus
 - Emulation side of the legacy Status register.

These registers are located in the Host Controller Register Space; from MEMOFST 100h through 10Fh. The bit formats for these registers are described in Table 5-3.

Refer to Section 4.1.3, "Legacy Support" for information when accessing these registers when emulation is enabled.

Table 5-3 ME	MOFST 100h-	1Fh (Legacy	Support R	(egisters)
--------------	-------------	-------------	-----------	------------

7	6	5	4	3	2	1	0
MEMOFST 100h			HceControl R	egister - Byte 0			Default = 00h
IRQ12 Active Indicates that a positive transi- tion of IRQ12 from kybrd con- troller has occurred. Writing a 1 clears this bit, while writing a 0 leaves it unchanged.	IRQ1 Active Indicates that a positive transi- tion of IRQ1 from kybrd con- troller has occurred. Writing a 1 clears this bit, while writing a 0 leaves it unchanged. des accesses to F	GateA20 Sequence Set by HC when a data value of D1h is written to Port 64h. Cleared by HC on write to Port 64h of any value other than D1h.	External IRQEn IRQ1 and IRQ12 from kybrd controller causes emula- tion interrupt: 0 = Disable 1 = Enable This bit is inde- pendent of the Emulation Enable bit (bit 0) setting.	IRQEn If the Output Full bit (MEMOFST 10Ch[0]) = 1, HC generates IRQ1 or IRQ12. If the Aux Out- put Full bit (MEMOFST 10Ch[5]) = 0, HC generates IRQ1; if = 1, HC generates IRQ12. 0 = Disable 1 = Enable nd/or IRQ12 when	Character Pending HC generates emulation inter- rupt when the Output Full bit (MEMOFST 10Ch[0]) = 0. 0 = Disable 1 = Enable	Emulation Interrupt (RO) A static decode of the emula- tion interrupt condition.	Emulation Enable HC is enabled for legacy emu- lation? 0 = No 1 = Yes ⁽¹⁾
MEMOFST 101h			HceControl R	egister - Byte 1			Default = 00h
			Reserved				A20 State: Indicates cur- rent state of Gate A20 on kybrd control- ler. Used to compare against value written to Port 60h when GateA20 Sequence is active.
MEMOFST 102h	-103h		HceControl Reg	ister - Bytes 2 &	3		Default = 00h
			NES6				



FireLink

Table 5-3	Table 5-3 MEMOFST 100h-1Fh (Legacy Support Registers)								
7	6	5	4	3	2	1	0		
MEMOFST 104h Input Data: - I/O data tha	n at is written to Port	s 60h and 64h is c	HceInput Re	gister - Bytes 0 gister.			Default = 00h		
Note: Refer to 7	Table 4-4, "Emulat	ed Registers and	Side Effects," on p	age 18 if emulation	on is enabled.				
MEMOFST 105h-107h Hcelnput Register - Bytes 1-3 Defa Reserved						Default = 00h			
MEMOFST 108H Output Data: - This registe Note: Refer to	MEMOFST 108h HceOutput Register - Bytes 0 Default = 00h Output Data: - - This register hosts data that is returned when an I/O read of Port 60h is performed by application software. Note: Refer to Table 4-4, "Emulated Registers and Side Effects," on page 18 if emulation is enabled.)								
MEMOFST 109h-10Bh HceOutput Register - Bytes 1-3 Default = 0 Reserved						Default = 00h			
MEMOFST 10C	h		HceStatus R	egister - Byte 0			Default = 00h		
Parity Indicates parity error on key- board/mouse data.	Time-out Used to indicate a time-out	Aux Output Full Assert IRQ12 if Output Full bit (MEMOFST 10Ch[0]) = 1 and IRQEn bit (MEMOFST 100h[3]) = 1? 0 = No 1 = Yes	Inhibit Switch Reflects state of the keyboard inhibit switch: 0 = Inhibited 1 = Not inhibited	Cmd Data HC sets this bit on I/O writes to Ports 60h and 64h: 0 = Port 60h 1 = Port 64h	Flag Nominally used as a system flag by software to indicate a warm or cold boot.	Input Full HC sets this bit to 1 on an I/O write to Port 60h or 64h except for the case of a GateA20 Sequence. While set to 1 and emulation is enabled (MEMOFST 100h[0] = 1), an emulation interrupt condi- tion exists.	Output Full HC sets this bit to 0 on a read of Port 60h. While this bit is 0 and the Character Pending bit (MEMOFST 100h[2]) = 1, an emulation interrupt condi- tion exists. Setting this bit to 1 will gener- ate either IRQ1 or IRQ12 under certain condi- tions ⁽¹⁾ .		
(1) If the IRQEn If the IRQEn Note: Refer to 1	 (1) If the IRQEn bit (MEMOFST 100h[3]) = 1 and Aux Output Full bit (MEMOFST 10Ch[5]) = 0: IRQ1 is generated. If the IRQEn bit (MEMOFST 100h[3]) = 1 and Aux Output Full bit (MEMOFST 10Ch[5]) = 1: IRQ12 is generated. Note: Refer to Table 4-4. "Emulated Registers and Side Effects." on page 18 if emulation is enabled. 								
MEMOFST 10D	h-10Fh		HceStatus Reg	jister - Bytes 1-3			Default = 00h		
			Rese	erved					



6.0 Electrical Ratings

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

6.1 Absolute Maximum Ratings

		5.0 Volt		3.3		
Symbol	Parameter	Min	Мах	Min	Мах	Unit
VCC	Supply Voltage		+6.5		+4.0	V
VI	Input Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
VO	Output Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
ТОР	Operating Temperature	0	+70	0	+70	°C
TSTG	Storage Temperature	-40	+125	-40	+125	°C

6.2 DC Characteristics: VCC = 3.3V or 5.0V ±5%, TA = 0°C to +70°C

Symbol	Parameter	Min	Max	Unit	Condition
VIL	Input low Voltage	-0.5	+0.8	V	
VIH	Input high Voltage	+2.0	VCC + 0.5	V	
VOL	Output low Voltage		+0.4	V	IOL = 4.0 mA
VOH	Output high Voltage	+2.4		V	IOH = -1.6mA
IIL	Input Leakage Current		+10.0	μA	VIN = VCC
IOZ	Tristate Leakage Current		+10.0	μA	
CIN	Input Capacitance		+10.0	pF	
COUT	Output Capacitance		+10.0	pF	
ICC	Power Supply Current: 3.3V Core	45mA tion, below	typical during N 1mA at Standb		



6.3 AC Characteristics (Preliminary)

6.3.1 PCI Bus AC Timings

Sym	Parameter	Min	Max	Unit	Figure
t100	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# setup time to PCICLK rising	7		ns	6-1
t101	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# hold time from PCICLK rising	0		ns	6-2
t102	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# valid delay from PCICLK rising	2	11	ns	6-3
t103	REQ# setup time to PCICLK rising	12		ns	6-1
t104	REQ# hold time from PCICLK rising	0		ns	6-2
t105	GNT# valid delay from PCICLK rising	2	12	ns	6-3

Figure 6-1 Setup Timing Waveform



Figure 6-2 Hold Timing Waveform









6.3.2 USB AC Timings: Full Speed Source

Sym	Parameter	Min	Max	Unit	Figure	Condition (Notes 1, 2, and 3)		
Driver Cha	aracteristics							
tR tF	Transition Time: Rise Time Fall Time	4 4	20 20	ns ns		CL = 50pF, Notes 5 and 6		
tRFM	Rise/Fall Time Matching	90	110	%		(tR/tF)		
vCRS	Output Signal Crossover Voltage	1.3	2.0	V				
zDRV	Driver Output Resistance	28	43	ohm		Steady state drive		
Data Source Timings								
tDRATE	Full Speed Data Rate	11.97	12.03	Mb/s		Average bit rate = 12Mb/s ±0.25%		
tFRAME	Frame Interval	0.9995	1.0005	ms		1.0ms ±0.05%		
tDJ1 tDJ2	Source Differential Driver Jitter: To Next Transition For Paired Transitions	-3.5 -4.0	3.5 4.0	ns ns		Notes 7 and 8		
tEOPT	Source EOP Width	160	175	ns		Note 8		
tDEOP	Differential to EOP Transition Skew	-2	5	ns		Note 8		
tJR1 tJR2	Receiver Data Jitter Tolerance: To Next Transition For Paired Transitions	-18.5 -9	18.5 9	ns ns		Note 8		
tEOPR1 tEOPR2	EOP Width at Receiver: Must Reject at EOP Must Accept as EOP	40 82		ns ns		Note 8		



6.3.3 USB AC Timings: Low Speed Source

Sym	Parameter	Min	Max	Unit	Figure	Condition (Notes 1, 2, and 4)		
Driver Cha	Driver Characteristics							
tR tF	Transition Time: Rise Time Fall Time	75 75	300 300	ns ns		Notes 5 and 6 Min# measured with: CL = 50pF Max# measured with: CL = 350pF		
tRFM	Rise/Fall Time Matching	80	120	%		(tR/tF)		
vCRS	Output Signal Crossover Voltage	1.3	2.0	V				
Data Sour	Data Source Timings							
tDRATE	Low Speed Data Rate	1.4775	1.5225	Mb/s		Average bit rate = 1.5Mb/s ±1.5%		
tDDJ1 tDDJ2	Source Differential Driver Jitter, At Host (Downstream): To Next Transition For Paired Transitions	-75 -45	75 45	ns ns		Notes 7 and 8		
tUDJ1 tUDJ2	Source Differential Driver Jitter, At Function (Upstream): To Next Transition For Paired Transitions	-95 -150	95 150	ns ns		Notes 7 and 8		
tEOPT	Source EOP Width	1.25	150	μs	6-5	Note 8		
tDEOP	Differential to EOP Transition Skew	-40	100	ns	6-5	Note 8		
tUJR1 tUJR2	Receiver Data Jitter Tolerance, At Host (Upstream): To Next Transition For Paired Transitions	-152 -200	152 200	ns ns	6-6			
tDJR1 tDJR2	Receiver Data Jitter Tolerance, At Function (Downstream): To Next Transition For Paired Transitions	75 45	75 45	ns ns	6-6			
tEOPR1 tEOPR2	EOP Width at Receiver: Must Reject at EOP Must Accept as EOP	330 675		ns ns	6-6	Note 8		

Notes: 1. All voltages measured from the local ground potential, unless otherwise specified.

- 2. All timings use a capacitive load (CL) to ground of 50pF, unless otherwise specified.
- 3. Full speed timings have a 1.5 kohm pull-up to 2.8V on the D+ data line.
- 4. Low speed timings have a 1.5 kohm pull-up to 2.8V on the D- line.
- 5. Measured from 10% to 90% of the data signal.
- 6. The rising and falling edges should be smoothly transitioning (monotonic).
- 7. Timing difference between the differential data signals.
- 8. Measured at crossover point of differential data signals.
- 9. The maximum load specification is the maximum effective capacitive load allowed that meets the target hub Vbus droop of 330mV.



Figure 6-4 Differential Data Jitter







Figure 6-6 Receiver Jitter Tolerance







Page 40

7.0 Mechanical Package Outlines







FireLink





912-3000-049 Revision: 1.0



8.0 NAND Tree Test Mode

The NAND tree mode tests both input and bi-directional pins that are part of the NAND tree chain. The NAND tree chain starts at pin 13 (VD1+) while the output of the chain is at pin 24 (PWRON2). To use the NAND tree test mode, strap FireLink 1.0 by pulling up the following pins during the rising edge of RESET#: Pin 1 (A20_out), Pin 25 (TEST1) and Pin 21 (TEST0). For reliable strapping, toggle PCICLK at least two times after RESET# goes low, and at least two times after RESET# goes high. After that strapping sequence, set both RESET# and PCICLK high. Do not toggle RESET# and PCICLK during the NAND tree test. See the tables below for the NAND tree test mode pins.

Revision 1.0

13	VD1+ (NAND input
	start)
18	VD2+
6	USBCLK
9	POWERON1
10	PWRFLT1
11	PWRGD1
21	TEST0 (Strap option: high = NAND test mode)
22	PWRGD2
23	PWRFLT2
25	TEST1 (Strap option: high = NAND test mode)
31	RESET# (held high during during test)
32	PCICLK (held high during during test)

35	GNT#
37	AD31
38	AD30
39	AD29
42	AD28
43	AD27
44	AD26
45	AD25
46	CLKRUN#
48	AD24
49	C/BE3#
50	IDSEL
51	AD23
52	AD22
55	AD21
56	AD20
57	AD19
58	AD18
61	AD17
62	AD16
63	C/BE2#

64	FRAME#
67	IRDY#
68	TRDY#
69	DEVSEL#
70	STOP#
71	PERR#
73	ITQ12
76	PAR
77	C/BE1#
78	AD15
79	AD14
82	AD13
83	AD12
84	AD11
86	AD10
87	AD9
88	AD8
89	C/BE0#
93	AD7
94	AD6
95	AD5

97	IRQ1_in
99	AD4
10	AD3
0	
1	A20_out
	(Strap option:
	high = NAND test
	mode)
2	AD2
3	AD1
4	AD0
24	PWRON2
	(NAND Output)





HEADQUARTERS:

OPTi Inc.

888 Tasman Drive Milpitas, CA 95035 tel:408-486-8000 fax:408-486-8011

SALES OFFICES:

Japan

OPTi Japan KK Murata Building 6F, 2-22-7 Ohhashi Meguro-ku Tokyo 153, Japan tel:81-3-5454-0178 fax:81-3-5454-0168

Taiwan

OPTi Inc. 9F, No 303, Sec 4, Hsin Yih Road Taipei, Taiwan, ROC tel:886-2-2-325-8520 fax:886-2-2-325-6520



OPTi Inc.

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001 WWW: http://www.opti.com/