TS-7250 ARM Single Board Computer Manual

Table of Contents

1 Product Overview

1.1 About This Manual

This manual is intended to provide the user with an overview of the board’s features, benefits, specifications, and set up procedures. It also contains important safety information.

Back to Table of Contents

1.2 Introduction

The model TS-7250 is a compact, full-featured Single Board Computer (SBC) based on the Cirrus EP9302 ARM9 CPU. The EP9302 features an advanced 200 MHz ARM920T processor design with a memory management unit (MMU) that allows support for high-level operating systems such as Linux, Windows CE, and other embedded operating systems. The ARM920T's 32-bit architecture, with a five-stage pipeline, delivers very impressive performance at very low power.

The EP9302 CPU has a 16 KB instruction cache and a 16 KB data cache to provide zero-cycle latency to the current program and data, or they can be locked to guarantee no-latency access to critical sections of instructions and data. For applications with instruction-memory size restrictions, the ARM920T’s compressed Thumb instruction set can be used to provide higher code density and lower Flash storage requirements.

The TS-7250 CPU integer performance at 200 MHz is about twice as fast as the Technologic Systems 133MHz 586-based products, but costs half as much!

Back to Table of Contents

1.3 Features and Benefits Summary

The TS-7250 comes standard with these features:

These optional features are also available:

TS-7250 power supply:

The TS-7250 requires regulated 5VDC at 450 mA (typical maximum). It is possible to lower this power significantly by lowering the CPU clock rate or by powering-down the Ethernet PHY chip.

A quick release screw-down terminal block for the 5V power and power GND connections is provided for easy connection to an external power supply.

Supply voltages over 6 VDC may damage the TS-7250.

Be sure to use a regulated 5 VDC power supply, preferably with current limiting to 1 to 3 Amps. A current limited supply is very forgiving of common errors during development. A PC power supply that may be capable of supplying 20 Amps or more is not recommended -- it is possible to do irreversible damage to the TS-7250 if the polarity on the power leads is reversed.

When power is first supplied to the TS-7250, the board mounted LEDs are immediately turned on under hardware control. Once the processor begins execution, the LEDs are turned off. The RED led is briefly turned on while the processor looks for the TS-BOOTROM stored in the first sector of Flash. If the processor does not find the TS-BOOTROM, it will turn off the red LED and continuously blink the green LED. If the LEDs do not turn on at all, the most likely problem is the power supply. Check that the +5V and GND connections are not reversed. A diode protects the board against damage in such a situation.

Once the processor has found the TS-BOOTROM, the green LED is turned on just before jumping to it. The TS-BOOTROM briefly turns off the green, and turns on the RED, while running the SDRAM initialization and test routines, but otherwise remains green until RedBoot is called and starts its own initialization. If a problem was detected with the hardware in the TS-BOOTROM, the LEDs blink alternately red, then green, at a very fast rate. The red LED is on during RedBoot initialization, and once complete, the green LED is lit and remains on from that point forward.

Back to Table of Contents

1.4 Related Products

Technologic Systems offers an enclosure for the TS-7250. Several daughter boards are also available that can add functionality via the PC/104 bus. Since the PC/104 bus is an industry standard, an almost unlimited number of third-party products can be added via the PC/104 expansion bus.

Back to Table of Contents

2 Memory


The TS-7250 uses 256 Megabit SDRAM technology to provide 32 or 64 Megabytes (MB) of high-speed RAM. By using the latest SDRAM technology 512 Megabit chip, it is possible to have 128 MB of RAM on the TS-7250.

The TS-7250 SDRAM chips are soldered directly to the board. By not using socketed memory, the TS-7250 is much more reliable in high-vibration environments.

The TS-7250 RAM is not contiguous in the physical memory map of the EP9302. But the MMU is programmed to remap the blocks of RAM to appear as a contiguous block of memory at the very beginning of the virtual memory map. In the case of a 256 Megabit SDRAM chip (32 MB), it is located at 0 through 32 MB in the virtual memory map.

Back to Table of Contents

2.2 Battery Backed SRAM

There is a daughter board available for the TS-7xxx products (TS-NVRAM) that will allow adding 32K bytes or 128 Kbytes or 512K bytes of battery-backed SRAM. Battery backed SRAM provides non-volatile memory with very fast write times and unlimited write cycles, unlike Flash memory. This can be very important if the data is constantly being updated several times per minute, since Flash devices can wear-out after a few million write cycles. It also eliminates the latency that Flash memory has during write cycles, since Flash technology write cycles are about 10-100 times slower than read cycles.

The TS-NVRAM daughter card is located at the PC/104 memory space base address of 0x11AA_0000. This resource is a byte-wide memory device using a lithium battery that is guaranteed to last a minimum of 10 years with or without power applied.

2.3 Flash

The TS-7250 uses a NAND Flash chip for its on-board Flash resource. The first 16KB is reserved for the TS-BOOTROM code. The TS-BOOTROM code initializes various internal configuration registers for proper operation for the TS-7250 design and initializes and tests the SDRAM. The last 3 MB are reserved for the RedBoot ROM monitor, RedBoot FIS (Flash Image System) and RedBoot FCONFIG (Flash config). The default shipping Linux kernel is pre-loaded in the FIS and the default boot script and Ethernet MAC address are contained in the FCONFIG. You may also use the RedBoot FIS to store and load Flash images that contain eCos applications or other OS/RTOS bootloaders. The rest of the on-board flash is used for the YAFFS2 file system. This is a journaling file system that is aware of the wear-out mechanism of the NAND flash and incorporates ECC algorithms at the file system level to maximize Flash lifetime. It is also extremely tolerant of power failures during file write sequences.

The physical address of the Flash chip is 0x6000_0000. It is possible to use larger sizes of the NAND Flash than the standard 32 MB chip. The TS-7250 is designed to accommodate both 32 MB and 128 MB chips. Please call Technologic Systems for larger Flash sizes.

The entire Flash chip can be write-protected by removing Jumper #3. When JP3 is not installed the Flash chip becomes a read-only resource.

2.4 USB Flash Drives

Additional non-volatile storage can be added with a USB Flash drive. USB Flash drives can supply additional storage, either for additional data storage or to host a complete Operating System, such as Debian. A tar-file of Debian is available on the Technologic Systems website. Alternatively, the developer's kit can include a USB flash thumb-drive pre-loaded with Debian.

After booting into the demonstration TSLinux Operating System hosted on the NAND Flash, one can 'boot' into the Debian OS with two scripts found on the demonstration TSLinux Operating System. First, invoke /usr/bin/loadUSBModules.sh, then run the script /usr/bin/loadUSB.sh to chroot into the Debian OS to take full advantage of such things as the Debian arm-toolchain.

Drivers are available in the TS-Linux distribution to support USB Flash Drives.

Back to Table of Contents

3 Serial Ports

The TS-7250 has two asynchronous serial ports (COM1 and COM2) provide a means to communicate with external serial devices. Each is independently configured as a 16C550- type COM port that is functionally similar to a standard PC COM port. These ports have 16-byte FIFOs in both the receive and the transmit UART channels.

Both COM ports can support all standard baud rates up through 230.4Kbaud. Both COM ports may be configured to use a DMA channel (useful when very high baud rates are being used).

Either UART can generate:

COM1 can also the support HDLC protocol -- Download the EP9301 User Guide for more details.

COM2 can optionally support RS-485 half or full duplex levels.

Back to Table of Contents

3.1 COM1

Table 3.1 COM1 DB9 Pin-Outs
DB9 Pin Signal Description
1 DCD Data Carrier Detect
2 RXD Receive Data
3 TXD Transmit Data
4 DTR Data Terminal Ready
5 GND Ground
6 DSR Data Set Ready
7 RTS Request to Send
8 CTS Clear to Send
9 -- --

The base address of COM1 appears in the physical address space at 0x808C_0000.

COM1 has RS-232 support for the following signals:

This full complement of RS-232 signals (all except Ring Detect) allows COM1 to interface to almost any serial RS-232 device.

The COM1 RS-232 port uses a DB-9 male connector on the TS-7250. See Table 3.1 for a list of COM1 pin-outs.

Back to Table of Contents

3.2 COM2

Table 3.2 COM2 Serial Port Header Pin-Outs
RS-232 Half Duplex RS-485 Full Duplex RS-485
9-Pin SubD Signal 9-Pin SubD Signal 9-Pin SubD Signal
1   1 TX+ / RX+ 1 TX+
2 RXD 2   2
3 TXD 3   3
4 4 4 RX+
6   6 TX- / RX- 6 TX -
7 7   7
8 8   8
9 9 9 RX -

The base address of COM1 appears in the physical address space at 0x808D_0000.

COM2 has RS-232 support only for the TXD and RXD signals. This is sufficient to interface with serial devices that only require transmit and receive data lines. COM2 is accessible on a 10-pin header labeled COM2. Adaptor cables are available to convert these into standard 9-pin SubD male connectors.

In addition, COM2 has optional support for full or half-duplex RS-485. See Table 3.2 for COM2 pin-outs.

The COM2 serial port 10-pin header has both RS-232 and RS-485 signals. Only one set is in use for a given application – it is not possible to use both at the same time.

The pin-outs for the COM2 10-pin header is listed in Table 5.2a. (NC = No Connection)

Table 5.2a COM2 Serial Port Header Pin-Out
TX_EN 10 5 GND
RX- 9 4 RX+
NC 8 3 TXD
NC 7 2 RXD
TX- 6 1 TX+

The COM2 serial port header uses a non-standard numbering scheme. This was done so the header pins would have the same numbering as the corresponding DB-9 pin; i.e. pin 3 (TXD) on the header connects to pin 3 on the DB-9.

Back to Table of Contents

3.3 RS-485 Support

An option is available to add support to COM1 for half duplex or full duplex RS-485. RS-485 drivers allow communications between multiple nodes up to 4000 feet (1200 meters) via twisted pair cable. Half-duplex RS-485 requires one twisted pair plus a Ground connection, while full duplex requires two twisted pair plus a Ground.

For half-duplex operation, a single twisted pair is used for transmitting and receiving. The Auto485.exe utility must be run to initialize the automatic RS-485 control logic. For full-duplex operation, two twisted pairs are used and the transmit driver is typically enabled all the time. The auto485.exe utility must be run to put the logic into full-duplex RS-485 mode.

Fail-safe bias resistors are used to bias the TX+, TX- and RX+, RX- lines to the correct state when these lines are not being actively driven. This is an important consideration, since in a typical RS-485 installation, the RS-485 drivers are frequently tri-stated. If fail-safe bias resistors are not present, the 485 bus may be floating and very small amounts of noise can cause spurious characters at the receivers. 4.7KW resistors are used to pull the TX+ and RX+ signals to 5V and also to bias the TX- and RX- signals to ground.

Termination resistors in many installations are not required when cable lengths are less than 50 meters and the baud rate is 9600 or less. Termination resistors may be required for reliable operation when running longer distances or at higher baud rates. Termination resistors (typically 100-150 ohms) should only be installed at each end of an RS-485 transmission line. In a multi-drop application where there are several drivers and/or receivers attached, only the devices at each end of the transmission line pair should have termination resistors.

A read at I/O location 0x2240_0000 bit 1 will return a "1" when the RS-485 option is installed.

Back to Table of Contents

3.4 RS-485 Quick-Start Procedure

Perform the following steps:

  1. Check that the RS-485 option is installed in the TS-7250 (required).
  2. Attach the RS-485 cable to the 10-pin header. (Adaptor cables to SubDB9 connector are available from Technologic Systems.)
  3. Set the COM2 UART serial parameters (baud rate, data, parity, and stop bits, interrupts, etc) in your source code
  4. Use the TIOC_SBCS485 ioctl() to enable the automatic RS-485 feature.
  5. Simply read () and write () data to the COM2 UART – the automatic RS-485 logic controls TX enable.

Back to Table of Contents

3.5 Automatic RS-485 TX Enable

Table 3.5 COM2 Mode Register
Value (Hex) MSB MID LSB Mode
00 0 0 0 RS-232
01 0 0 1 Full-Duplex RS-485
02 0 1 0 -- Reserved
03 0 1 1 -- Reserved
04 1 0 0 Half-Duplex 9600 baud
05 1 0 1 Half-Duplex 19.2Kbaud
06 1 1 0 Half-Duplex 57.6Kbaud
07 1 1 1 Half-Duplex 115.2Kbaud

TS-7250 supports fully automatic TX enable control under hardware control. This simplifies the design of half-duplex systems since turning off the transmitter and enabling the receiver in software is typically difficult to implement. If this is implemented in software, then the COM2 UART transmit holding register and the transmit shift register both must be polled until empty before deasserting the TX enable signal to the RS-485 driver. The design gets more complicated when using the TX FIFO or when using a multi-tasking OS such as Linux.

The implementation on the TS-7250 uses hardware in a Xilinx PLD to automatically control when the RS-485 drivers and receivers are selected. The automatic RS-485 logic eliminates the need for any software polling and supervision. A counter in the Xilinx PLD is used to keep track of the bits shifting out the COM2 UART. This circuit automatically turns on/off the RS-485 transceiver and receiver at the correct times. This only requires the COM2 Mode registers in the PLD to be initialized once based on baud rate and data format.

COM2 will default to RS-232 mode at reset (COM2 mode register = Hex 00). In order to switch COM2 into Full duplex RS-485 mode, the COM2 Mode register at 0x22C0_0000 must be set to Hex 01. In this mode, the TX drivers are always asserted.

In order to switch COM2 into half-duplex RS-485, then the COM2 mode register at 0x22C0_0000 must be set to Hex 04, 05, 06 or 07 depending upon the baud rate required. Baud rates of 9600, 19.2K, 57.6K and 115.2K are supported. If you need to operate COM2 in half-duplex RS-485 at any other baud rate, then contact Technologic Systems.

A second COM2 Mode register at 0x2300_0000 must be set to Hex 01 if the COM2 is in half-duplex mode and the data format is using 8 data bits with parity or 8 data bits with 2 stop bits.

COM2 can support half-duplex RS-485 baud rates of 9600, 19.2K, 57.6K and 115.2Kbaud. For any other baud rate, contact Technologic Systems.

Back to Table of Contents

3.6 Using Automatic RS-485 within Linux

A special ioctl command has been added to the Linux kernel's serial code to turn off and on the automatic RS-485 feature. The header files needed to be included from the Linux kernel source tree and an applications source code are linux/ts_sbc.h and linux/include/asm/ioctls.h. These header files can be found in a Linux kernel patched with an appropriate patch from Technologic Systems. The following snippet of code demonstrates the use of this ioctl.

#include <linux/ts_sbc.h>
#include <linux/include/asm/ioctls.h>
mcr = AUTO485FD
//mcr = AUTO485HD //for half duplex
ioctl (fd, TIOC_SBCS485, &mcr);
//write() and read() from fd

ioctl (fd, TIOC_SBCC485, &mcr);
//further reads() and writes() may not behave

Back to Table of Contents

3.7 Adding Serial Ports

If your project requires more than two serial ports, additional ports may be added via the PC/104 expansion bus. Technologic Systems offers three different daughter boards (TS-SER1, TS-SER2, and TS-SER4) that add 1, 2, or 4 extra COM ports respectively. These can be configured using PC designations COM1, COM2, or higher. These will appear in the TS-7250 PC/104 address space (0x11A0_0000 base address). For example, a TS-SER1 daughter board can be jumper selected as COM3 which would correspond to a PC I/O base address of 0x3E8. On the TS-7250, this COM port will appear at the physical base address of 0x11A0_03E8.

The TS-7250 PC/104 expansion bus has IRQ5, IRQ6, and IRQ7 available for additional serial port interrupts.

Typically each serial port has a dedicated interrupt, but the TS-SER4 daughter board allows all four extra serial ports to share a single interrupt. This is very helpful in systems with a large number of serial ports since there are a limited number of IRQ lines available.

Drivers are available in the TS-Linux distribution to support these extra COM ports.

Back to Table of Contents

4 Digital I/O

There are 20 Digital Input/Output (DIO) lines available on the TS-7250. These are available on two headers labeled “DIO” and “LCD”. The header labeled LCD can be used as 11 DIO lines or as an alphanumeric LCD interface (See Section 4.2). The header labeled DIO has 9 DIO pins available. In addition to the DIO signals, each header also has a power pin and Ground available. The LCD header has 5V power available while the DIO header has 3.3V power.

Three pins on the DIO header are used to bring out the EP9302 SPI bus. By using some of the DIO pins as peripheral Chip Select signals, a complete interface is available for SPI peripherals. It is also possible to bring out a fourth SPI bus function [SPI_Frame] by adding a 10 ohm resistor in the position labeled R1 on TS-7250 RevB boards.  This signal is not required for many SPI peripherals but it may prove useful in some applications.

All of the DIO lines are programmable as either inputs or outputs and the direction of each I/O pin can be individually programmed. All DIO control registers are 8-bits wide and aligned on word (32-bit) boundaries. For all registers, the upper 24 bits are not modified when written and are always read back as zeros. Every DIO pin has two registers used to access it, an 8-bit data register and an 8-bit data direction register (DDR). The DDR controls whether each DIO pin is an input or an output (”1” = output). Writing to the data register only affects pins that are configured as outputs. Reading the data register always returns the state of the DIO pin.

Many of the DIO pins (DIO_0 thru DIO_8 and LCD_0 thru LCD_7) can also be programmed to cause interrupts. The interrupt properties of these pins are individually configurable -- each interrupt can be either high or low level sensitive or either rising or falling edge triggered. It is also possible to enable debouncing on any of these interrupts. Debouncing is implemented using a 2-bit shift register clocked by a 128 Hz clock. Download the EP9301 User Manual and see Chapter 21 for details.

The TS-7250 RevB boards also allow access to two 12-bit A/D channels on the DIO header.

The 5V power output pin on the LCD header has a 750 mA Poly-Fuse to prevent excessive current. The 3.3V power on the DIO header is current limited to approximately 1 Amp by an LM1117 3.3V regulator.

Back to Table of Contents

4.1 DIO Header

Table 4.1 DIO Header Pin-Out
Header Pin Description
1 DIO_0
3 DIO_1
4 1000 mA driver (bit 0)
5 DIO_2
6 SPI_Frame
9 DIO_4
11 DIO_5
13 DIO_6
15 DIO_7
16 3.3 V

The DIO port provides +3.3V, GND, the SPI bus, and 9 digital I/O lines that may be used to interface the TS-7250 with a wide range of external devices. DIO lines DIO_0 thru DIO_7 are a byte-wide port using Port B on the EP9302 and are accessed via the data register at physical address location 0x8084_0004. The DDR for this port is at 0x8084_0014.

DIO_8 is accessed via bit 0 of Port F in the EP9302 and is accessed via the data register at physical address location 0x8084_0030. The DDR for this port is at 0x8084_0034. It is important not to change the other bit positions in these Port F registers since these other DIO pins are being used on the TS-7250. All accesses to these registers should use read-modify-write cycles.

All pins on the DIO header use 0-3.3V logic levels. Do not drive these lines to 5V.

When the DIO pins are configured as outputs, they can source 4 mA or sink 8 mA and have logic swings between 3.3V and ground. When configured as inputs, they have standard TTL level thresholds and must not be driven below 0 Volts or above 3.3 Volts. DIO lines DIO_0 thru DIO_3 have 4.7 KW pull-up resistors to 3.3V biasing these signals to a logic”1”. The other DIO pins have 100 KW bias resistors biasing these inputs to a logic “1”.

DIO signals DIO_0 thru DIO_7 are physically arranged to allow a 16-pin (2x8) ribbon cable to directly connect a 4x4 matrix keypad. Drivers are available for this interface.

The SPI interface is described in section 4.3.

A/D Converter

The DIO Port pins 4 and 6 are connected to two of the EP9302 12-bit A/D converter inputs.   These can be used to measure analog signals in the range of 0 to 3.3V.

Back to Table of Contents


4.2 LCD Header

Table 4.2 LCD Header Pin-Out
Header Pin Description
1 5V
4 Bias
7 LCD_1
8 LCD_0
13 LCD_7
14 LCD_6

The LCD Port can be used as 11 additional digital I/O lines or it can be used to interface to a standard alphanumeric LCD display. The header has been arranged to allow a 14-pin ribbon cable to directly connect to industry standard LCD displays. Technologic Systems has available a 2x24 LCD display with software drivers for rapid development.

DIO lines LCD_0 thru LCD_7 are a byte-wide port using Port A on the EP9302 and are accessed via the data register at physical address location 0x8084_0000. The DDR for this port is at 0x8084_0010.

Since this port is interfacing to a 5V LCD, 1.0 KW resistors have been added in series between the EP9302 and the LCD_0 thru LCD_7 pins. This is required since the LCD data bus could be driving these lines above 3.3V. The series resistors prevent the LCD from overdriving the EP9302 Port A pins. If using these pins for general purpose DIO, the current sourcing and sinking capability of these DIO pins is limited by the 1.0 KW resistors.

LCD_EN, LCD_ RS , and LCD_WR are DIO pins using EP9302 Port H bits 3 through 5 respectively and are accessed via the data register at physical address location 0x8084_0040. The DDR for this port is at 0x8084_0044. When these DIO pins are configured as outputs, they can source 4 mA or sink 8 mA and have logic swings between 3.3V and ground. When configured as inputs, they have standard TTL level thresholds and must not be driven below 0 Volts or above 3.3 Volts. These DIO pins have 100 KW bias resistors biasing these inputs to a logic “1”. It is important not to change the other bit positions in these Port H registers since the other DIO pins are being used on the TS-7250. All accesses to these registers should use read-modify-write cycles.

LCD pins 3, 5, and 6 use 0-3.3V logic levels. Do not drive these lines to 5V.

Pin 4 on this header (labeled Bias) is a 620 ohm resistor to ground for LCD contrast biasing.

The 5V power on the LCD header has a 750 mA Poly-Fuse to limit the current.

Back to Table of Contents

4.3 Using DIO Header for SPI bus

Table 4.3 DIO Header Pin-Outs
Header Pin Name Function
10 SPI_MISO Master Output /
Slave Input

Master Output /
Slave Input

14 SPI_CLK Clock
6 SPI_Frame SPI Frame pin

The EP9302 Synchronous Serial Port is available on the DIO header. This port can implement either a master or slave interface to peripheral devices that have either Motorola SPI or National Semiconductor Microwire serial interfaces. The transmit and receive data paths are buffered with internal FIFO memories allowing up to eight 16-bit values to be stored for both transmit and receive modes. The clock rate is programmable up to 3.7 MHz and has programmable phase and polarity. The data frame size is programmable from 4 to 16 bits.

By using some of the DIO Header pins as peripheral Chip Select signals, a complete interface is available for addressing up to 9 SPI peripherals. The SPI bus pins are defined in the table below.

The SPI bus pins use 0-3.3V logic levels. Do not drive these lines to 5V.

Download the EP9301 User’s Manual and see Chapter 19 for more details on using the SPI bus.

Back to Table of Contents

4.4 LCD Interface

Table 4.4a LCD Header Signals
PIN Function Comments
1 LCD 5V LCD Power
3 LCD_RS Register select
4 Bias 620 Ohm to GND
5 LCD_EN Active high enable
6 LCD_WR# Active low write
7 LCD_D1

D0 - D7:
data bus

8 LCD_D0
9 LCD_D3
10 LCD_D2
11 LCD_D5
12 LCD_D4
13 LCD_D7
14 LCD_D6

A 14-pin LCD connector is provided on the TS-7250 for interfacing with standard alphanumeric LCD displays. These displays use a common controller, the Hitachi HD44780 or equivalent. While software written for the HD44780 works with all displays using the controller, the cable needed is dependent on the display used. For most displays, a straight-through type ribbon cable can be used. The connector on the LCD display is typically mounted on the backside of the display.

Using an incorrect cable or mounting the LCD connector on the front-side can result in a reverse power polarity and can damage the LCD display. Please refer to your LCD data sheets for in-depth information.

Technologic Systems has available a 2x24 LCD display with software drivers for rapid development.

Table 4.4b LCD Header Pin-Outs
2 4 6 8 10 12 14
1 3 5 7 9 11 13

The pin-outs in the above table are not the standard given for LCD displays. However, these pin-outs allow a standard ribbon cable to be used when the ribbon cable is attached to the backside of the LCD.

Sample code is available for the LCD. Contact Technologic Systems for more information.

Back to Table of Contents

5 A/D Converter

5.1 Cirrus 5 Channel A/D Converter

The Cirrus EP9302 features a 5 channel, 12-bit Analog to Digital Converter with an analog multiplexor, with an input range of 0 to 3.3 V. The Cirrus A/D converter can do a maximum of 925 samples per second, and requires a settling time of 2 milliseconds between channel switches. The EP9302 A/D converter is standard on all TS-7250. Note that the Cirrus A/D converter is not the same as the optional, full-featured MAX197 A/D converter. To maintain 12-bit accuracy, the analog signal being measured must have a low source impedance (less than 10 ohms). Otherwise, an operational amplifier may need to be added to buffer the A/D input. The EP9302 A/D converter should not be driven by a source impedance greater than 10 ohms to ensure accurate results (the Cirrus A/D converter has an input impedance that is not completely linear and may be as low as 10K ohms). For detailed information, please see the Cirrus EP9302 User's Guide, page 518, as well as the Cirrus EP9315 User's Manual, page 53. For high-performance applications, the optional MAX197 A/D converter is preferred.

The following steps outline how to use the Cirrus A/D converter

  1. Unlock the software lock before setting the TSEN bit in the ADCClk register by writing 0xAA to the ADCSWLock register (0x8090_00C0 )
  2. OR in the TSEN bit (bit 31) to the ADCClkDiv register (0x8093_0090)
  3. Unlock the software lock (again) before OR'ing in the ADCEN (ADC clock enable, bit 31) to 0x8093_0080
  4. Clear bit 2, the ADCPD (ADC Power Down) bit, at 0x8093_0080. This bit MUST be set to 0 (see page 91 of the EP9301 user's manual)
  5. After unlocking the software lock, write the channel's magic value (see the following table, or Cirrus EP9301 User's Guide, table 20-2) to the ADCSwitch register (0x8090_0018) to select that channel for the next data acquisition
  6. Poll the ADCResult register (0x8090_0008) until bit 31 is not set
  7. Using a 32 bit read operation, read the result from 0x8090_0008, masking off the upper 16 bits
Cirrus A/D Channel
Magic Values
Channel # Magic Value
ADC0 0x0000_0608
ADC1 0x0000_0680
ADC2 0x0000_0640
ADC3 0x0000_0620
ADC4 0x0000_0610

Back to Table of Contents

5.2 Interpreting Cirrus A/D converter

The Cirrus on-chip A/D converter is a successive approximation A/D converter. Each A/D channel is calibrated on the TS-7250 and these 16-bit values are stored in non-volatile EEPROM. These calibration values minimize the offset errors and gain errors in the EP9302 A/D. It is important for the user program to use these values as per our sample code, which can be found either on our web-site or in the CD included in the Developer's Kit. Two reference points, 0 and 2.5 Volts, with the corresponding reference values stored in EEPROM. Bytes 0x07EB through 0x07FE of the EEPROM hold a two dimensional array, [channel number][0V ref. point, 2.5V ref. point]. The reference points are stored as a 16 bit value, and should be used to correlate the values returned by the Cirrus A/D converter to voltage.

Back to Table of Contents

5.3 TS optional MAX197 8 channel A/D converter

Table 5a A/D Registers
I/O Address Action
10C0_0000 Write Initiate A/D Conversion
10C0_0000 Read LSB of Conversion
10C0_0001 Read MSB of Conversion
2240_0000 Read Bit 0 = 1 if A/D option installed
1080_0000 Read Bit 7 = 0 when Conversion completed

The TS-7250 supports an optional eight-channel, 12-bit A/D converter (ADC) with a conversion time of 12 uS. This will allow up to 60,000 samples per second. Each channel is independently software programmable for a variety of analog input ranges: -10V to +10V, -5V to +5V, 0V to +10V, or 0V to +5V. This allows an effective dynamic range of 14 bits.

Table 5b A/D Control Register (0x10C0_0000 Write)
Bit Description Details
0-2 Analog channel select Channels 0-7
3 Unipolar / Bipolar 0 = Unipolar (i.e. 0 to +5V)

1 = Bipolar (i.e. -5V to +5V)
4 Range select 0 = 5V range
1 = 10V range
5-7 Mode bits Set to 0, 1, 0

Each channel is overvoltage tolerant from -16V to + 16V, and a fault condition on any channel will not affect the conversion result of the selected channel. This is all accomplished with a 5V only power supply; no negative supply voltage is required. The Maxim MAX197 chip can be replaced with a MAX199 chip if a lower range of analog input levels is required (-4V to +4V, -2V to +2V, 0V to 4V, and 0V to 2V).

A read at I/O location 0x2240_0000 bit 0 returns a "1" when the A/D option is installed on the TS-7250.

Back to Table of Contents

5.4 Single Sample Acquisition Procedure

Table 5.3a ADC Header
Pin Description
1 Channel 0
3 Channel 1
5 Channel 2
7 Channel 3
9 Channel 4
11 Channel 5
13 Channel 6
15 Channel 7
Even Analog GND

An acquisition is initiated by writing to I/O location 0x10C0_0000. The value written to this location determines the channel to convert (bits 0-2) and selects one of four input ranges (bits 3 and 4). Bits 5, 6, and 7 should be set to 0, 1, 0 respectively. After the write cycle to location 0x10C0_0000, the MAX197 completes the A/D conversion in about 12 mS. Bit 7 at I/O location 0x2240_0000 may be polled to determine when the conversion is complete (zero = complete). The conversion result is now available at locations 0x10C0_0000 (LSB) and 0x10C0_0001 (MSB). A single word read at 0x10C0_0000 can also be used. When using unipolar modes, the result is in binary format with the upper 4 bits of the MSB equal to zero. When a bipolar mode is used, the result is in twos-complement binary with the upper 4 bits (Bits 12-15) equal to bit 11 (sign extended).

Table 5.1b ADC Header Pinout
2 4 6 8 10 12 14 16
1 3 5 7 9 11 13 15

If more details on the A/D converter specifications are required, go to the Maxim web site and search for MAX197.

The following is sample Linux C code for initiating and printing an ADC conversion on channel 1.

Back to Table of Contents

6 Matrix Keypad Support

DIO signals DIO_0 thru DIO_7 are physically arranged to allow a 16-pin (2x8) ribbon cable to directly connect a 4x4 matrix keypad. Sample code is available for the Matrix Keypad. Contact Technologic Systems for more information.

7 Real-Time Clock

The TS-7250 has an option for a Non-volatile Battery-backed real-time clock (RTC) to be soldered onto the board. This option uses an ST Micro M48T86PC1 module for the real-time clock function. This module contains the lithium battery, 32.768 kHz crystal, and a RTC chip with 114 bytes of battery-backed CMOS RAM. It is guaranteed to maintain clock operation for a minimum of 10 years in the absence of power.

The 114 bytes of non-volatile RAM that is located inside the RTC chip is not reserved for TS-7250 functionality. This RAM is available for any user functions as required. Call Technologic Systems for driver support.

The RTC is accessed using two registers. The write-only index register is located at physical address location 0x1080_0000 and the RTC data register is location at physical address location 0x1170_0000. These are byte-wide registers with the index register being write only and the data register being read/write. Valid index register values are between 0 and 127 decimal. The first 14 index locations are used for accessing the RTC time and date registers.

The next 114 locations are non-volatile RAM locations.

This option is NOT compatible with the TS-5620, a small low-cost daughter board that also uses an ST Micro RTC module for real-time clock functionality. While the two options are mutually exclusive, it is possible to use the TS-5620 daughter board on a TS-7250 that does not have the on-board RTC option installed. Any source code from the user that utilizes the RTC need not worry which option is installed on the TS-7250.

Back to Table of Contents

8 The 10/100 Base-T Ethernet Port

The EP9302 Ethernet LAN controller incorporates all the logic needed to interface directly to any MII compatible Ethernet PHY chip. A low-power Micrel KS8721 chip is used to implement the Ethernet PHY function and an integrated RJ-45 connector with built-in 10/100 transformer and LED indicators completes the Ethernet sub-system.

The TS-7250 has both a LINK/ACTIVITY LED and a 10/100 speed LED built into each RJ-45 connector that indicates the current Ethernet status. The LINK LED (left side of connector, green) is active when a valid Ethernet link is detected. This LED should be ON whenever the TS-7250 is powered on and properly connected to a 10/100BaseT Ethernet network. The LINK/ACTIVITY LED will blink to indicate network activity for either inbound or outbound data. The SPEED LED (right side of connector, amber) will be on when a 100Mb network is detected and off for a 10Mb network. Both of these LEDs are controlled by the KS8721 and do not require any overhead by the processor.

The Ethernet PHY chip can be powered down to save about 90 mA of power consumption. This is controlled by the EP9302 Digital output on Port H bit 2. A logic zero will power down the KS8721 PHY chip.

Back to Table of Contents

9 LINUX TCP/IP Configuration

When using the TS-7250 with TS-Linux, the driver for the Ethernet is already compiled into the kernel.

The TCP/IP settings for the TS-Linux are configured in the file ‘/etc/sysconfig/ifcfg-eth0’. Below is a listing.

DEVICE=eth0 # Name of Ethernet interface
IPADDR= #IP address of this Ethernet interface
NETMASK= # Used with NETWORK to determine local IP's
NETWORK= #Used with NETMASK to determine local IP's
BROADCAST= # broadcast IP for system wide messages
ENABLE=yes # Initialize on startup

The TCP/IP network settings are configured in the file ‘/etc/sysconfig/network_cfg’. Below is a listing.

The TCP/IP name resolution server is configured in the file ‘/etc/resolv.conf’. Below is a sample.

nameserver # Name server for domain name lookups.

To access the web server, open a web browser and enter as the address. This displays the sample web page which demonstrates some of the functionality of Apache with PHP. Use the ifconfig command at the bash prompt to display the status of the Ethernet ports. See the TS-Linux for ARM support page for more information.


Back to Table of Contents

10 Watchdog Timer

Table 10a Watchdog Timeout Register
Value (Hex) MSB MID LSB Timeout Period
00 0 0 0 Watchdog Disabled
01 0 0 1 250 mS
02 0 1 0 500 mS
03 0 1 1 1 second
04 1 0 0 -- Reserved
05 1 0 1 2 seconds
06 1 1 0 4 seconds
07 1 1 1 8 seconds

The TS-7250 implements a watchdog timer (WDT) unit in the Xilinx PLD. The WDT can be used to prevent a system “hanging” due to a software failure. The WDT causes a full system reset when the WDT times out, allowing a guaranteed recovery time from a software error. To prevent a WDT timeout, the application must periodically “feed” the WDT by writing a specific value to a specific memory location.

The WDT Control register must be initialized with the timeout period desired. This may be as short as 250 mS or may be as high as 8 seconds. After the WDT has been enabled, the WDT counter starts counting. The application software can reset this counter at any time by “Feeding the WDT”. If the WDT counter reaches the timeout period, then a full system reset occurs.

Table 10b Watchdog Control Registers
Register Address Access
WDT Control register 0x2380_0000 Read/Write
WDT Feed register 0x23C0_0000 Write Only

In order to load the WDT Control register, the WDT must first be “fed”, and then within 30 uS, the WDT control register must be written. Writes to this register without first doing a “WDT feed”, have no effect.

In order to clear the WDT counter (feeding the watchdog), a value of 05 must be written to the WDT Feed register.

Do not attempt to use the Watchdog Timer in the EP9302.

When using the Linux OS, the watchdog can be reached from user C code by using the mmap() system call on the /dev/mem special file to map the areas of physical address space into process user address space. A user process does not have the physical address space of the watchdog registers mapped by default.

Back to Table of Contents

11 LED, Jumpers, and Push-Button Reset

The TS-7250 has two LEDs (one Red and one Green) available for user software. These LEDs may be used for diagnostics, status messages, and simple output. When power is first supplied to the TS-7250, both LEDs are immediately turned on under hardware control. Once the processor begins execution, the LEDs are turned off, then flashed on and off again briefly. After booting is complete, these LEDs can be used for user applications.

The status of all jumpers can be read – see the table below.

Table 11 Jumper Listing
Jumper Function
JP1 Boot to Serial Port COM1 – This is a recovery mechanism that allows the TS-7250 to boot using COM1 instead of the on-board Flash chip.
JP2 Enable Serial Console – COM1 is used as the Console. (If JP4 is not installed).
JP3 Write Enable Flash – Remove this jumper to write protect the Flash drive.
JP4 Console swapped to COM2 – (requires JP2 installed to enable console).
JP5 Test Jumper – Used to put the TS-7250 into factory-test mode.
JP6 User Jumper

The Push-Button causes a full-system reset, exactly the same as if the power were cycled. (See the bootup sequence description on page 6.)

Jumpers 2, 3, 4, and 5 can be read at physical address location 0x1080_0000.

JP2 is bit 0   Logic “1” = Jumper ON

JP3 is bit 1   Logic “1” = Jumper ON

JP4 is bit 3   Logic “0” = Jumper ON

JP5 is bit 4   Logic “0” = Jumper ON

Jumper 6 can be read at physical address location 0x2280_0000. When bit 0 is a 1, JP6 is on.

The RED and Green LEDs can be controlled at physical address location 0x8084_0020. Bit 1 is the RED LED and bit 0 is the Green LED.  A Logic “1” turns the LED on.

Back to Table of Contents

12 PC/104 Bus Expansion

Table 12a PC/104 Memory Map
Physical Address Region Emulates x86 cycle
11E0_0000 thru 11E0_03FF 8-bit I/O cycles
21E0_0000 thru 21E0_03FE 16-bit I/O cycles
11A0_0000 thru 11AF_FFFF 8-bit Memory cycles
21A0_0000 thru 21AF_FFFE 16-bit Memory cycles

The PC/104 is a compact implementation of the PC/AT ISA bus ideal for embedded applications. Designers benefit from using an already-developed standard, rather than creating their own. Further, the presence of a compact form-factor PC compatible standard has encouraged the development of a broad array of off-the-shelf products, allowing a very quick time to market for new products.

The electrical specification for the PC/104 expansion bus is identical to the PC ISA bus. The mechanical specification allows for the very compact implementation of the ISA bus tailor made for embedded systems. The full PC/104 specification is available from the IEEE Standards Office under # IEEE P996.1 (see Appendix D for further information). Basically, this bus allows multiple daughter boards in a 3.6 inch by 3.8 inch form factor to be added in a self-stacking bus. Since the electrical specs are identical (except for drive levels) to a standard PC ISA bus, standard peripherals such as COM ports, Digital I/O, Ethernet ports, and LCD drivers may be easily added.

The TS-7250 implements a sub-set of the full PC/104 bus. This allows the support of many common I/O daughter boards. Some of the PC/104 signals are not supported such as the DMA signals. These pins are used on the TS-7250 to support data lines D8-D15. This means that a full 16-bit data bus implementation of the PC/104 bus is possible by only using the 64-pin connector. The supplemental 40-pin connector is only required for legacy boards – any new design can implement a full 16-bit data bus with only the 64-pin connector.

PC/104 peripherals will appear in the TS-7250 physical address space in one of four address regions depending upon whether it is emulating an x86 Memory cycle or I/O cycle and whether it needs to be a 8-bit cycle or a 16-bit cycle. Each region is a full 1MB in size, even though the I/O region will typically only use a 1 Kbyte region for legacy products.

I/O cycles on the PC/104 expansion bus strobe either IOR# or IOW#, while Memory cycles strobe the MEMR# or MEMW# signals.

For example, a TS-SER1 daughter board can be jumper-selected as COM3, which would correspond to a PC I/O base address of 0x3E8. Since this is an 8-bit peripheral, this COM port must be accessed at the physical base address of 0x11A0_03E8.

Table 12b Signals on the 8-Bit Bus
PIN Signal Name PIN Signal Name
A2 Data 7 B2 Reset
A3 Data 6 B3 +5V
A4 Data 5 B4 Data 8
A5 Data 4 B5 Reserved
A6 Data 3 B6 RTC_CS
A7 Data 2 B7 Reserved
A8 Data 1 B8 RTC_ALE
A9 Data 0 B9 Reserved
A11 ADD 20 B11 MEMW#
A12 ADD 19 B12 MEMR#
A13 ADD 18 B13 IOW#
A14 ADD 17 B14 IOR#
A15 ADD 16 B15 Reserved
A16 ADD 15 B16 Reserved
A17 ADD 14 B17 Data 9
A18 ADD 13 B18 Data 10
A19 ADD 12 B19 ADD 21
A20 ADD 11 B20 Data 12
A21 ADD 10 B21 IRQ7
A22 ADD 09 B22 IRQ6
A23 ADD 08 B23 IRQ5
A24 ADD 07 B24 GND
A25 ADD 06 B25 Data 11
A26 ADD 05 B26 Data 13
A27 ADD 04 B27 Data 14
A28 ADD 03 B28 Data 15
A29 ADD 02 B29 +5V
A30 ADD 01 B30 OSC (14.3 MHz)
A31 ADD 00 B31 GND

These signals have a non-standard usage.

Back to Table of Contents

13 Loading or Transferring Files

Three methods are available for transferring files between a desktop PC and your TS-7250: Compact Flash, Ethernet downloads, and Zmodem downloads. Full descriptions of each are detailed below. Other programs that use serial ports to transfer should work as well.

Back to Table of Contents

13.1 Transferring files via the Ethernet port

The default JFFS2 Linux root file system includes a small FTP server that can be used for uploading/downloading of files across an Ethernet network. Simply point your preferred FTP client to your TS-7250 IP address (default is You can login as root or any valid user previously created from the useradd utility. By default, the JFFS2 image will not accept anonymous FTP.

Back to Table of Contents

13.2 Zmodem Downloads

Using the Zmodem protocol to send files to and from the TS-7250 is simple and straightforward. The only requirement is a terminal emulation program that supports Zmodem, and virtually all do. If you are using Windows 95 or later for your development work, the HyperTerminal accessory works well.

To download a file to the TS-7250 from your host PC, execute rz at the Linux command line on the TS-7250 (while using console-redirection from within your terminal emulator) and begin the transfer with your terminal emulator. In HyperTerminal, this is 'Send File...' from the 'Transfer' menu.

To upload a file from the TS-7250 to your host PC, execute sz <FILENAME> at the Linux command line on the TS-7250 and start the transfer in your terminal emulator. Many emulators, HyperTerminal among them, will automatically begin the transfer themselves.

Occasionally there may be errors in transmission due to background operations. This is not a problem -- Zmodem uses very accurate CRC checks to detect errors and simply resends bad data. Once the file transfer is complete the file is completely error free.

For best results when using HyperTerminal, the hardware handshaking must be enabled in HyperTerminal.

Back to Table of Contents

14 Debugging

There are two main methods for debugging on the TS-7250: Debugging from a running Linux OS with gdb, or from RedBoot (before the Linux kernel is executed)

Back to Table of Contents

14.1 Debugging with gdb

The GNU debugger is a sophisticated open source debugger. It can be used with java, c, c++, or even Fortran. Please see the GNU Debugger Documentation homepage for more information. The following quickly walks through debugging a sample helloworld application. The source code in this example is:

Boot to the CF card, login as root

apt-get install vim (for a text editor)

apt-get install gdb (ensure that the debugger is installed)

Write the above source code into helloworld.c

gcc -g -o hello helloworld.c (compile the source with debugging symbols)

gdb ./hello

(gdb) list 1 (shows the source code)

(gdb) break 6 (sets a breakpoint at line number 6... this line would be return x; from the squareit function)

(gdb) run (start the program)

(gdb) c (continue past the break point)

(gdb) set x=0 (this time, the return value is set to 0 instead of 1)

(gdb) c (continue and you'll see displayed on the screen “number 1 number squared 0”)

quit (exit gdb)

Back to Table of Contents

14.2 Low Level Debugging with RedBoot

To provide simple, direct access to the TS-7250 hardware, RedBoot has an integrated debugger that can perform standard low-level debugger functions. It can be used to view or set values in memory using the dump and memfill commands. For example, the command

dump -b 0x80840020

shows that the first byte is filled with zeros, indicating that both the green and red led are turned off. the -b refers to a location in memory to display.

mfill -b 0x80840020 -p 0x03 -l 0x04

will result in the both the green and red LEDs being turned on. The -b, again, refers to a location in memory. The -p indicates the pattern to write into memory, and the -l refers to the length of the data being written out.

To verify that the write was successful,

dump -b 0x80840020

shows the first byte being having a value of 0x03 (bits 0 and 1 being set).

Back to Table of Contents

14.3 Using Other Debuggers

Other Linux-capable debuggers will work with the TS-7250. Please refer to your debugger's manual for both installation and use.

Back to Table of Contents

15 Console on the TS-7250

The TS-7250 has no video controller or keyboard interface. This was done to keep the board size small and the cost low.  COM1 is typically used as a console port to interface the TS-7250 to a standard terminal emulation program on a Host PC.

Simply connect an ANSI terminal (or emulator) to COM1 using a null modem cable (this is included in the TS-7250 Development Kit), using serial parameters of 115,200 baud, 8 data bits, no parity, 1 stop bit, and make sure jumper JP2 is installed.

The console can be changed to COM2 by installing JP4 (with JP2 also installed).

If your application does not require a console or both COM ports are required, then removing  the jumper JP2 easily disables all console output.

Back to Table of Contents

16 Software and Support

Back to Table of Contents

16.1 Linux OS Support

The TS-7250 is shipped standard with the Linux OS using Version 2.4.26 kernel.  2MB of the on-board Flash is reserved for the Linux boot loader and the Linux kernel, with the remaining 6MB of Flash formatted as a 6 MB JFFS2 file system.  The root file system can be any of the following:

Back to Table of Contents

16.2 Other OS Support

The TS-7250 can be loaded with other operating systems such as Windows CE, NetBSD, etc. Technologic Systems will provide support for these, and possibly other operating systems, in the near future. Currently, only Linux and NetBSD are supported on the TS-7250.

Back to Table of Contents

16.3 Development Kit and Supplemental CD

The development kit contains a 256Mb Compact Flash that includes a self-hosting ARM installation of the Debian 2.0 distribution compiled for ARM complete with toolchain.

The supplemental CD contains:

Back to Table of Contents

17 Installing the TS-7250

17.1 Electrostatic Discharge (ESD) Precautions

Before performing any set up or placement procedures, take the precautions outlined in this section. Be sure to take appropriate Electrostatic Discharge (ESD) precautions. Disconnect the power source before moving, cabling, or performing any set up procedures.

Back to Table of Contents

17.2 Setup and Installation Instructions

Follow these guidelines for safety and maximum product performance:

Setup Tools

Depending on placement and cabling, you may need the following tools:

Setup Procedure

After locating, setting up, grounding, and cabling the TS-7250,

Disconnecting AC Power

Back to Table of Contents

18 Components

18.1 Standard Connectors

See Appendix A for other views.

TS-7250 Single-Board ARM shown with optional IDE Compact Flash A/D and RS-485

Back to Table of Content

19 Environmental Specifications

To ensure optimum product operation you must maintain the operational environmental specifications listed in the table below.

Environmental Specifications Standard Temp Products Extended Temp Products
Ambient Temperature

-20 to 70° C
The internal temperature
must not exceed +70° C.

Extended temperature range is optional

Note: Refer to your product manual, or contact Technologic Systems if the environmental temperature of the location is in doubt.

Relative Humidity 0 to 90%
relative humidity
Not to exceed 90% noncondensing.
Not to exceed 90%

Back to Table of Contents

20 Options and Other Features

Back to Table of Contents

21 Feedback and Updates to the Manual

To help our customers make the most of our products, we are continually making additional and updated resources available on the Technologic Systems web site.

These include manuals, application notes, programming examples, and updated software and firmware. Check in periodically to see what's new!

When we are prioritizing work on these updated resources, feedback from customers (and prospective customers) is the number one influence. If you have questions, comments, or concerns about your TS-7250 Embedded PC, please let us know.

Back to Table of Contents

22 Limited Warranty

Technologic Systems warrants this product to be free of defects in material and workmanship for a period of one year from date of purchase.

During this warranty period Technologic Systems will repair or replace the defective unit in accordance with the following process:

A copy of the original invoice must be included when returning the defective unit to Technologic Systems, Inc. at the address below.

This limited warranty does not cover damages resulting from lighting or other power surges, misuse, abuse, abnormal conditions of operation, or attempts to alter or modify the function of the product.

This warranty is limited to the repair or replacement of the defective unit. In no event shall Technologic Systems be liable or responsible for any loss or damages, including but not limited to any lost profits, incidental or consequential damages, loss of business, or anticipatory profits arising from the use or inability to use this product.

Repairs made after the expiration of the warranty period are subject to a repair charge and the cost of return shipping. Please contact Technologic Systems to arrange for any repair service and to obtain repair charge cost information.

Back to Table of Contents

23 FCC Advisory Statement


This equipment generates, uses, and can radiate radio frequency energy and if not installed and used properly (that is, in strict accordance with the manufacturer’s instructions), may cause interference to radio and television reception. It has been type tested and found to comply with the limits for a Class A computing device in accordance with the specifications in Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference, in which case the owner at his own expense will be required to correct the interference.

If this equipment does cause interference, which can be determined by turning the unit on and off, the user is encouraged to try the following measures to correct the interference:

If necessary, the user should consult the dealer or an experienced radio/television technician for additional suggestions. The following booklets prepared by the Federal Communications Commission (FCC) may also prove helpful:

How to Identify and Resolve Radio-TV Interference Problems (Stock No. 004-000-000345-4)

Interface Handbook (Stock No. 004-000-004505-7)

These booklets may be purchased from the Superintendent of Documents, U.S. Government Printing Office, Washington, DC 20402

Back to Table of Contents

Appendix A: Product Views

image of a TS-7250 single board computer

image of a TS-7250 single board computer in an enclosure

Download the mechanical drawing PDF file

Back to Table of Contents

Appendix B: User Manual Revisions

Date of Issue/Revision Revision Number Comments
August 2004 1.0 Initial release
August 26, 2004 Preliminary DRAFT PRELIMINARY release for first customer ship
December 16, 2004 1.1 Overall clean-up

Back to Table of Contents

Appendix C: System Memory Map

Address Region Name
0xF000_0000 - 0xFFFF_FFFF nCS0 (not used)
0xE000_0000 - 0xEFFF_FFFF SDRAM (TS-7250)
0xD000_0000 - 0xDFFF_FFFF SDRAM (not used)
0xC000_0000 - 0xCFFF_FFFF SDRAM (not used)
0x8084_0000 - 0x8084_00C8 GPIO control registers
0x8000_0000 - 0x800F_FFFF AHB mapped registers
0x71C0_0000 - 0x71FF_FFFF CS7 PC/104 8/16 bit I/O (user selectable timing)
0x7180_0000 - 0x71BF_FFFF CS7 PC/104 8/16 bit Memory (selectable timing)
0x7000_0000 - 0x70FF_FFFF TS-9420 Flash
0x7000_0000 - 0x7FFF_FFFF CS7 (bit bus cycles)
0x6000_0000 - 0x60FF_FFFF on-board Flash (TS-7200)
0x6000_0000 - 0x6FFF_FFFF CS6 (Flash)
0x3000_0000 - 0x3FFF_FFFF CS3 (not used)
0x21C0_0000 - 0x21FF_FFFE PC/104 16-bit I/O
0x2180_0000 - 0x21BF_FFFF PC/104 16-bit Memory
0x2000_0000 - 0x2FFF_FFFF CS2 (16-bit bus cycles)
0x11C0_0000 - 0x11FF_FFFF PC/104 8-bit I/O
0x1180_0000 - 0x11BF_FFFF PC/104 8-bit Memory
0x1000_0000 - 0x1FFF_FFFF CS1 (8-bit bus cycles)
0x0001_0000 - 0x0000_FFFF SDRAM region
Register Name
0x8090_0020 Cirrus A/D lock register
0x8090_0018 Cirrus A/D channel select register
0x8090_0008 Cirrus A/D result register (RO)
0x808D_0000 ??? 0x808D_FFFF UART2 control registers
0x808C_0000 ??? 0x808C_FFFF UART1 control registers
0x808A_0000 ??? 0x808A_FFFF SPI control registers
0x8084_0044 LCD_EN, LCD_RS, LCD_WR direction register (bits 3-5)
0x8084_0040 LCD_EN, LCD_RS, LCD_WR data register (bits 3-5)
0x8084_0034 DIO_8 direction register (bit 0)
0x8084_0030 DIO_8 data register (bit 0)
0x8084_0020 On-board LEDs register (bits 0, 1)
0x8084_0018 Port C direction register
0x8084_0014 DIO_0 thru DIO_7 direction register (R/W)
0x8084_0010 LCD_0 thru LCD_7 direction register (R/W)
0x8084_0008 (TS-7250) 1000 mA driver output on DIO (bit 0)
0x8084_0004 DIO_0 thru DIO_7 data register (R/W)
0x8084_0000 LCD_0 thru LCD_7 data register (R/W)
0x8081_0000 ??? 0x8081_FFFF Timer Control registers
0x8080_0000 ??? 0x8FFF_FFFF APB mapped registers
0x800B_0000 ??? 0x800B_FFFF VIC 0 registers
0x8006_0000 ??? 0x8006_FFFF SDRAM control registers
0x8002_0000 0 0x8002_FFFF USB registers
0x8001_0000 ??? 0x8001_FFFF Ethernet MAC registers
0x6000_0000 (TS-7250) NAND Flash data register
0x6040_0000 (TS-7250) NAND Flash control register (bits 0-2)
0x6080_0000 (TS-7250) NAND Flash Busy status (bit 5)
0x23C0_0000 TS-7xxx WDT Feed register (bits 0-2)
0x2380_0000 TS-7xxx WDT Control register (bits 0-2)
0x2340_0000 PLD version (bits 0-2)
0x22C0_0000 COM2 RS-485 control register (bits 0-2)
0x2280_0000 JP6 (bit 0)
0x2280_0000 Booting from TS-9420 (bit 1)
0x2280_0000 TS-9420 present (bit 2)
0x2240_0000 MAX197 A/D option present (bit 0)
0x2240_0000 COM2 RS-485 option present (bit 1)
0x2200_0000 Model Number (bits 0-2)
0x21E0_0000 ??? 0x21E0_03FE PC/104 16-bit I/O (legacy support)
0x2100_0000 CF IDE 16-bit register
0x11E0_0000 - 0x11E0_03FF PC/104 8-bit I/O (legacy support)
0x11A0_0000 ??? 0x11AF_FFFF PC/104 8-bit Memory (legacy support)
0x1170_0000 TS-7xxx RTC R/W data register
0x1100_0001 ??? 0x1100_0007 CF IDE 8-bit registers
0x10F0_0000 - 0x10F0_0001 MAX197 A/D registers
0x1080_0000 MAX197 A/D busy bit (bit 7) (RO)
0x1080_0000 JP2-JP5 (bits 0,1,3,4) (RO)
0x1080_0000 COM1 DCD (bit 6) (RO)
0x1080_0000 TS-7xxx RTC Write Only index register
0x1040_0006 ??? 0x1040_0007 CF AUX IDE 8-bit registers

Back to Table of Contents


Appendix D: Further References

Download the EP9302 Data Sheet PDF file

Back to Table of Contents

Appendix E: Schematic

Download the TS-7250 Schematic PDF file

Contact Information

Technologic Systems
16610 East Laser Drive, Suite 10
Fountain Hills, AZ 85268
TEL 480.837.5200
FAX 480.837.5300
email: support@embeddedx86.com

Back to Table of Contents