Next:
Inferior Call Setup
, Previous:
Register and Memory Data
, Up:
Target Architecture Definition
10.8 Frame Interpretation