



# TS-4200 Rev B

# CPU



To Ethernet PHY

To DAC

Suggest PA6 = En\_Power to RS-232 Transceivers


Ref. Design uses PC1 as clock to DAC

CPU\_RESET# is bi-directional and can be programmed to cause interrupt instead of reset


WAKE\_UP Ref. Design has 100K PU to 1.0V and sw. to GND

JTAG\_SEL  
1 = Boundary Scan  
0 = CPU ICE mode

**Strap Options**  
BMS = "1" --> Boot from Internal ROM  
TST = "1" --> Factory Test Mode  
OSC\_SEL = "0" --> Use internal RC Oscillator



# 128 MB RAM



Logic Levels in this "Gate" are all 0 to 1.8V

1.8V Logic Levels

No Connections

### SDRAM Notes

- The RAM\_CLK signal is the most critical trace on the entire board. Keep it as short as possible.
- All other RAM signals, should be kept as short as feasible.
- Some RAM signals go to the FPGA also – this is a complication.
- RAM data signals can be swapped bit-wise or byte-wise. For example, D16–D23 can be swapped with D24–D31. This would require the respective DQMx lines to be swapped as well.
- Bit-wise swaps are allowed within a byte. For example, D2 and D5 can be swapped.

A3P125 has:  
 3000 Tiles (about 1200 LUTs)  
 4 Kbytes total of Block RAM  
 97 I/O with 144 pin package  
 "true instant ON"  
 Input PLL clock = 1.5 MHz min

# FPGA

Warning: MUX\_AD00 thru AD07 is used by NAND Flash

Devices connected to this bus must never drive it when BUS\_RD# is deasserted (must be off within 30 nS of deassertion)

Devices must pull the BUS\_WAIT# line low if they need more than 150 nS strobe

FPGA\_CLK = CPU Timer Out

DIO\_00 can be BUS\_IRQ  
 DIO\_01 can be BUS\_DIR  
 DIO\_02 can be BUS\_CS2#  
 DIO\_03 can be BUS\_CS3#  
 DIO\_04 can be BUS\_CS4#  
 DIO\_05 can be BUS\_CS5#

DIO\_09 = Push\_switch

All NVRAM interface signals must be kept in low state when not accessing NVRAM

RED\_LED# and GREEN\_LED# must be Open Drain

When SYSTEM\_RESET# asserted, then set these as follows:

Asserted:  
 OFF\_BD\_RST#  
 EN\_SDCARD\_PWR#  
 RED\_LED#  
 GREEN\_LED#

Deasserted:  
 EN\_ETH\_PWR#  
 REBOOT  
 NVRAM\_CS  
 NAND\_CS#


When SYSTEM\_RESET# deasserted, Latch BUS\_ALE# and BUS\_RD# into a register

Early Boot code should deassert OFF\_BD\_RST# signal. (after SPI Flash loaded into RAM)

## Boot Straps


Mode 2	Boots from
1	NAND Flash
0	SD Card

BUS\_ALE# = MODE1  
 BUS\_RD# = MODE2




To CPU  
 Address/Data Bus

# FPGA




Inputs with 1.8V rail are 3.3V tolerant

REBOOT high causes all power rails to go low for 200 mS



# 3.3V Supply




300 mohm max ON resistance  
< 100mV drop out @ 250 mA


UV lockout is 2.3V

L3 = LQH44PN3R3

Max. current = 1.7 Amps




# 1.8V Supply



For loads of 2 mA to 200 mA  
90% to 93% efficient (3.3V in)  
@ Power = 5V --> 4% worse

0.5% tolerance  
Resistors

# 1.5V Supply



150 mA max load  
100mV drop out  
stable with 1 uF ceramic  
25 uS Turn-on


### Power Sequence

After power is first applied, or after a "Reboot"  
All power rails are off for 200 mS then:

- the 3.3V and 1.8V are enabled  
these will reach 95% in about 800 uS  
(the 1.5V rail will ramp 25 uS delayed)
- Then 2-4 mS later, the 1.0V rail is enabled  
It also requires about 800 uS to ramp


CPU Reset# is asserted before 1.0V rail is enabled

# POR



POR chip holds LOW\_VOLT#  
low for 200 mS after  
"VCC" rises above 2.9V  
"POWER" = 3.2V Trip


# 1.0V Supply



For loads of 5mA to 200 mA  
85% to 90% efficient  
@ Power = 5V --> 4% worse

0.5% tolerance  
Resistors  
RR0510P-393-D

# 10/100 Ethernet



MDIO bus can not be used until 100 uS after Reset# is deasserted

MDCLK max is 2.5 MHz


PHY PU and PD resistors are 67K ohm typical

CPU PU resistors are 70K typ. and 40K min.


**Beware**

The PHY address is controlled by strapping pins. If CPU has PU; PHY has PD --> indeterminate


# 512 MB or 2 GB NAND Flash





# Temp Sensor




# 8K Byte NVRAM




# 64KB Serial Boot Flash



# RTC



# Micro SD Card Socket



# Two 100-pin Off-board Connectors

"POWER" pins supply all power to the module  
Apply 3.6V to 5.5V to these pins

Current drain is 50mA to 400 mA

Left

EXT\_RESET# is an Input  
used to reboot the CPU

FPGA  
JTAG

- FPGA\_JTAG\_TMS
- FPGA\_JTAG\_TCK
- FPGA\_JTAG\_TDO
- FPGA\_JTAG\_TDI
- OFF\_BD\_RST#
- BOOT\_OVERRIDE
- SPI0\_CLK
- POWER
- POWER\_FAIL#

OFF\_BD\_RESET# is an Output  
used to reset all peripherals



- EXT\_RESET#
- EN\_USB\_5V
- SDCARD\_D2
- SDCARD\_D3
- SDCARD\_CMD
- SDCARD\_3.3V
- SDCARD\_CLK
- POWER
- SDCARD\_D0
- SDCARD\_D1
- SER\_FLASH\_WP#
- V\_BAT

SD Card

SD card signals on connector  
are wired in parallel with  
SD card socket. Only one  
can be populated with SD card

- DIO\_14
- DIO\_13
- DIO\_12
- DIO\_11
- DIO\_10
- DIO\_09
- DIO\_08
- DIO\_07
- DIO\_06
- DIO\_05
- DIO\_04
- DIO\_03
- DIO\_02
- DIO\_01
- DIO\_00

FPGA DIO

- MUX\_AD15
- MUX\_AD14
- MUX\_AD13
- MUX\_AD12
- MUX\_AD11
- MUX\_AD10
- MUX\_AD09
- MUX\_AD08
- MUX\_AD07
- MUX\_AD06
- MUX\_AD05
- MUX\_AD04
- MUX\_AD03
- MUX\_AD02
- MUX\_AD01
- MUX\_AD00
- BUS\_ALE#
- BUS\_RD#
- BUS\_WR#

Data Bus

Bus Control

Boot Strap

Mode 2	Boots from
1	NAND Flash
0	SD Card

BUS\_ALE# = MODE1  
BUS\_RD# = MODE2

Devices connected to this bus must never  
drive it when BUS\_RD# is deasserted  
(must be off within 30 nS of deassertion)

Devices must pull the BUS\_WAIT# line low  
if they need more than 150 nS strobe

The data bus can not have more than  
30 pF of off-board capacitive loading  
May need data buffer chip for heavy loads

If Bus is not needed, the following  
can be changed to DIO:

- Bus Control signals
- MUX\_AD08 thru 15

- DIO\_00 can be BUS\_IRQ
- DIO\_01 can be BUS\_DIR
- DIO\_02 can be BUS\_CS2#
- DIO\_03 can be BUS\_CS3#
- DIO\_04 can be BUS\_CS4#
- DIO\_05 can be BUS\_CS5#

MODE1 and MODE2 states  
are latched prior to  
OFF\_BD\_RESET# deasserted

MODE1 and MODE2  
have PU resistors

Use 1.5K ohm resistor  
to "OFF\_BD\_RESET#" to  
set Mode pins "low"

Right

Ethernet

- ETH\_RX+
- ETH\_RX-
- ETH\_RX\_CT
- ETH\_TX+
- ETH\_TX-
- ETH\_RX\_CT

USB Ports

- DEV\_USB\_M
- DEV\_USB\_P
- 1.0V\_BU
- HOSTA\_USB\_M
- HOSTA\_USB\_P
- Loop 1.0V
- HOSTB\_USB\_M
- HOSTB\_USB\_P
- 3.3V

3.3V max load is 300 mA

Maximum off-board load  
on 1.8V, 1.5V and  
1.0V pins is 10 mA each

SPI

- SPI\_CSO#
- SPI\_MOSI
- SPI\_MISO
- SPI\_CLK

Console

- PC4\_SPI\_CS2#
- PC5\_SPI\_CS1#
- 3.3V
- PB23
- PB24
- PC9
- PC10
- PC13
- PC14\_IRQ2
- DEBUG\_TXD
- DEBUG\_RXD
- DIO\_15
- PC7

Max. load on JTAG\_Vcc  
(CN2-79) is 20 mA

These DIO have 1.8V levels

- PC4, PC5, PC6
- PC7, PC8, PC9
- PC10, PC13, PC14



- ETH\_LEFT\_LED
- ETH\_RIGHT\_LED
- RED\_LED#
- GREEN\_LED#
- SHUT\_DOWN
- WAKE\_UP
- PC6
- PC0
- PC1
- PC2
- PC3\_SPI\_CS3#
- AN\_VREF
- PA22
- TW\_CLK
- TW\_DAT
- PA6
- NAND\_WP#
- PB16
- PB17
- PB18
- PB19
- CPU\_JTAG\_TMS
- CPU\_JTAG\_TCK
- CPU\_JTAG\_TDI
- CPU\_JTAG\_TDO
- PB28
- PC8
- PB31
- PB20
- PB21
- PB22
- PB25
- PB26
- PB27
- PB30
- PB29
- PB4
- PB5
- PB6
- PB7
- PB8
- PB9
- PB10
- PB11
- PA31
- PA30
- PB12
- PB13

A/D

I2C

I2S

CPU  
JTAG

UART0

UART1

UART2

UART3

UART4

UART5