


CS7 and CS6
Select 16-bit Flash
when CS7# = low
and CS6# = high

EE_CLK low @reset
= Boot External



Jumpers:

- JP1 = Boot Serial
- JP2 = Console Enable
- JP3 = Write Enable Flash
- JP4 = Console is COM2
- JP5 = TS_Test
- JP6 = Reserved



SDRAM




PC/104 Connector



PC/104 40-pin Connector




Data Bus
Pull-Down
Resistors



3.3V RS-232

SP3239EEA
\$1.19 46/tube



COM3 Header

COM3 Header


COM2 Header

COM2 Header


COM1

3.3V RS-485

SP3072EEN-L (Leadfree)
\$1.05 98/tube



10/100 Ethernet




Right LED (Amber)
100 Mbit


Left LED (Green)
Link / Activity

Technologic Systems	Date	May 20, 2006
Title:	TS-7260 Ethernet, COM ports, USB	
Rev:	Designer RLM	Sheet 3 of 6


SD Card Socket




NAND Flash




Real Time Clock




Boot EEPROM




3.3V Powered




5V Powered



4.5-20V Power In




3.3V Power Supply




10uF 25V MLCC
 TDK C3225X7R1E106K = 10%
 TDK C3225X7R1E106M = 20%
 0.16 @ 1K Reel Future


5V Load




5V Boost Supply





1.8V Power Supply



DIO Port



LCD Port



Sipex 2526A-1EN-L is 2nd source

Jumpers:

- JP1 = Boot Serial
- JP2 = Console Enable
- JP3 = Write Enable Flash
- JP4 = COM2 is Console
- JP5 = TS_Test
- JP6 = Reserved

MAX2 current drain

Icore during power up = 40 mA typical
 Icore idle = 2 mA (no clocks)
 Icore with 14.7 MHz clocking is 4-6 mA

Current for 3.3V is dynamic only
 (probably 2-5 mA only)

MAX2_570 requires 300 uS to copy
 Flash into RAM after Vcore > 1.5V

The XDIO pins can optionally
 support these signals


- Pin 1 = COM3 TXD
- Pin 3 = COM3 RXD
- Pin 5 = Aux1 TXD
- Pin 7 = Aux1 RXD
- Pin 9 = Aux2 TXD
- Pin 11 = Aux2 RXD
- Pin 13 = Aux1 TX shifting
- Pin 15 = Aux2 TX shifting

The XDIO pins can optionally
 support an SD card socket


- Pin 1 = XDIO_0 SD Data_1
- Pin 3 = XDIO_1 SD Data_0
- Pin 5 = XDIO_2 SD Command
- Pin 7 = XDIO_3 SD Hard Power#
- Pin 9 = XDIO_4 SD Data_2
- Pin 11 = XDIO_5 SD Data_3
- Pin 13 = XDIO_6 SD Clock
- Pin 15 = XDIO_7 SD Present#
- Pin 14 = XDIO_8 SD Write Prot.

All of these pins need the
 FPGA pull-up resistor turned
 on except the SD Clock signal
 and SD Hard Power# signal

JTAG



DIO2 Port



XDIO_DIO9 also drives COM3_RTS
 XDIO_DIO9 is always an output

